1. High Efficiency VLSI Implementation of an Edge ... - UCLA.edu
  2. VLSI Implementation of Neural Network - Current Trends in ...
  3. HotSpot—A Chip and Package Compact Thermal Modeling ...
  4. Design of RS (255, 251) Encoder and Decoder ... - Semantic Scholar
  5. FPGA Synthesis of Fuzzy - International Journal of Soft Computing ...
  6. HotSpot - CiteSeerX
  7. Design of a High-Speed Matrix Multiplier Based ... - Semantic Scholar
  8. Architecture for Programmable Generator ... - Semantic Scholar
  9. Novel Evolutionary Algorithm for ICA Processor for FPGA ...
  10. Network-on-Chip: A New SoC Communication ... - Semantic Scholar
  11. Comparative Study of Delay and Power Dissipation of a Low Power ...
  12. International Journal of Innovative Technology and Exploring ...
  13. parallel rendering - Semantic Scholar
  14. Computer Architecture and Organization: From Software to ... - icdst
  15. Signal Integrity - UT Dallas
  16. Finite Word Length Effects on Two Integer Discrete Wavelet ...
  17. 2G1330 Mobile and Wireless Network Architectures - KTH
  18. A Built-In Self-Repair Scheme for Random Access Memories with 2 ...
  19. A Post-Deployment IC Trust Evaluation Architecture - Yier Jin
  20. System Level Design of the Adaptive Arithmetic Encoding Used in ...
  21. High Performance Simulators Analyzing the ... - Semantic Scholar
  22. IjISME - International Journal of Innovative Science and Modern ...
  23. ALU - CiteSeerX
  24. Low Power 128-Point Pipeline FFT Processor ... - Semantic Scholar
  25. Compiler-based frame formation for static optimization - IEEE Xplore
  26. Back-Gate Biasing of the DG Transistors - Semantic Scholar
  27. LimitLESS Directories: A Scalable Cache Coherence Scheme ...
  28. Pattern Search in Hierarchical High-Level Designs - Rice CS
  29. high-performance 3D image processing - Electrical and Computer ...
  30. CHERI Instruction-Set Architecture - Cambridge Computer Laboratory
  31. Bit-Mask Based Compression of FPGA Bitstreams - International ...
  32. Design and Functional Verification of A SPI Master ... - CiteSeerX
  33. curriculum vitae - icdst
  34. Chisel: Constructing Hardware in a Scala Embedded Language
  35. Performance Analysis of High Speed Low Power Carry ... - CiteSeerX
  36. Constant Bit Rate Traffic Investigation for ... - Semantic Scholar
  37. Untitled - icdst
  38. Network Attached Storage Architecture - Semantic Scholar
  39. here - icdst
  40. annual report fall 2013 - UCLA CS
  41. Signal Processing - Pune University
  42. seventeenth annual university of pittsburgh freshman - icdst
  43. Implementation of Multilayer AHB Busmatrix for ARM - International ...
  44. Comparative study for delay & power dissipation ... - Semantic Scholar
  45. A Fast Hierarchical Quadratic Placement Algorithm - CiteSeerX
  46. Piechocinski, Marek (2012) Electrochemical sensor system ...
  47. Annual Report 2008 - UCLA CS
  48. 2278 - 3075 Website - International Journal of Innovative ...
  49. USB 2.0 Protocol Engine
  50. here - icdst
  51. The Performance of PC Solid-State Disks (SSDs) as a Function of ...
  52. practical design techniques for sensor signal conditioning - KELM
  53. Untitled - ICDST.org pdf depository
  54. Arti cial Neural Networks: A Tutorial 1 Introduction - Semantic Scholar
  55. Untitled - ICDST.org pdf depository
  56. Computer Science Department Annual Report - UCLA CS
  57. Digital Signal Processing and Applications with the TMS320C6713 ...
  58. Diameter-based Protocol in the IP Multimedia Subsystem
  59. Low Power and Area-Efficient Carry Select Adder - CiteSeerX
  60. Evolution of Spiking Neural Circuits in ... - Semantic Scholar
  61. CMOS technology characterization for analog and RF design
  62. signal processing - Stanford University
  63. IMPLEMENTATION CONSIDERATIONS FOR ... - Semantic Scholar
  64. 1 Introduction - Cambridge Computer Laboratory
  65. The design of POSTGRES - UC Berkeley Database Group
  66. International Journal of Innovative Technology and Exploring ...
  67. Indian Computer Science Research Output during 1999-2008 - icdst
  68. International Journal of Innovative Technology and Exploring ...
  69. Microprocessor Design
  70. Security as a New Dimension in Embedded System Design
  71. Synthesis of Reversible Logic Circuits - Princeton University
  72. High-Speed Serial I/O Made Simple - Advanced Radar Research ...
  73. Maps: A Compiler-Managed Memory System for Raw ... - CiteSeerX
  74. An Advanced Online Memory Testing For Fault Diagnostic Systems
  75. Rodinia: A Benchmark Suite for Heterogeneous Computing
  76. Public-Key Cryptography for RFID-Tags - icdst
  77. Ray Tracing on Programmable Graphics Hardware - CiteSeerX
  78. TEQIP-II/KL/KL1G03/190 - icdst
  79. A 0.5V 3.6ppm/ C 2.2pW 2-Transistor Voltage Reference
  80. faculty of engineering & the built environment (undergraduate) - UCT
  81. International Journal of Innovative Technology and Exploring ...
  82. survey - Semantic Scholar
  83. Synthesis of asynchronous circuits - Cambridge Computer Laboratory
  84. Electric Relays: Principles and Applications
  85. Complexity Management in System-level Design ... - Semantic Scholar
  86. Academic Information and Procedures - University Bulletin - Penn ...
  87. MSEE Program - icdst
  88. Diploma in Computer Science Syllabus and Booklist - Cambridge ...
  89. Computer Science Graduate Course Descriptions - UT Dallas
  90. IjISME - International Journal of Innovative Science and Modern ...
  91. Issues and trends in router design - Cornell Computer Science
  92. Code Compression Based on Operand-Factorization for ... - CiteSeerX
  93. A Portable 2-Transistor Picowatt Temperature- Compensated ...
  94. Untitled - ICDST.org pdf depository
  95. Computer Science department Annual Report - UCLA CS
  96. Design of IEEE1588 Based Precision Time Protocol Using PSOS
  97. A Robust Main-Memory Compression Scheme - Wisc
  98. Resource Management for Digital Signal Processing via ... - icdst
  99. B.TECH - SRM University
  100. Buffer Minimization of Real-Time Streaming - CiteSeerX

All rights reserved for ICDST 2017-2019