Review on the Digital Control Laws for the High-Frequency Point-of-load Converters

Junjie Chen^{*}, Deguang Xu

School of Mechanical and Power Engineering, Henan Polytechnic University, Jiaozuo, China *Corresponding author: comcjj@163.com

Received January 10, 2015; Revised February 04, 2015; Accepted February 08, 2015

Abstract This review presents a practical evaluation of some digital control laws employed in Point-of-Load converters (PoL). For that, the high-frequency digital DC-DC converters test bank have been developed. The control laws are investigated by using Simulink models and they have been implemented by using the 16 bits DSC to validate them in high-frequency applications. This review lets to remark the pros and contras of each control laws for commercial PoL applications.

Keywords: digital control, point-of-load converters, DC-DC converters, digital voltage-mode control, digital predictive current-programmed control

Cite This Article: Junjie Chen, and Deguang Xu, "Review on the Digital Control Laws for the High-Frequency Point-of-load Converters." *Digital Technologies*, vol. 1, no. 1 (2015): 11-16. doi: 10.12691/dt-1-1-3.

1. Introduction

The Digital Point-of-Load converters have significantly emerged in recent years. The boom of these converters is explained thanks to the notable benefits of digital systems [1]. Moreover, recent progress in microelectronic technologies are the source of significant improvements in commercial digital controllers. This new digital controllers allows implementing more accurate regulation systems in terms of accuracy and rapidness [2]. In consequence, digital systems replace progressively analogical control stages for more reliable and cheaper digitally-controlled ICs.

In brief, the digital power converter includes several stages. Firstly, one stage is dedicated to signal acquisition owning sensors, adaptation circuits and ADCs. Second stage is formed by the digital controller which will generate the digital control laws [3]. Different options of digital controllers are available depending on the expected performances of the final system and their resolution trade-offs. As an example, the resolution of the digital controller finite word and the maximal number of instructions to compute the algorithm are some limiting factors in digital controllers [4]. Finally, the output stage involves the DPWM module that generates the duty cycle for the power converter [5]. According to literature, the split digital control laws for power converters was explored [6]. First category corresponds to those based on the output voltage feedback regulation. Main differences between these laws are focus on the implementation of the voltage compensation network [7].

The digital current-programmed regulation techniques was explored. Previous works have verified the difficulty of modeling classical current-control techniques in the digital field, especially, in high-frequency applications [8]. In this technique, a strict tracking of the converter current is required to minimize the current error [9]. This fact is often difficult to achieve in the digital case due to the important sampling frequency needed. The digital approach of the peak-current technique in a Boost converter using the 8 bits PIC was explored [10]. Nowadays, predictive current-programmed control offers the best performances in digital converters [11]. The predictive algorithm calculates the duty cycle for next switching periods making that inductor current reaches the current reference in the determined number of cycles [12]. Other variations predictive techniques, like estimative control, of reconstructs the inductor current in order to predict the duty cycle for next switching periods [13]. Other control techniques are based on deadbeat controls where duty cycle is calculated in the limited number of cycles [14].

In this review, the method to design digital control laws for high-frequency PoL converters based on matlabsimulink models is illustrated [15]. For that, two digital control laws with their respective S-function models are present [16]. After, we implement the control laws using the same power plant to compare their performances in high switching frequency applications. First one belongs to Digital Voltage-Mode Control (DVMC) and the second one is a minor variation of the Digital Predictive currentprogrammed Control law (DPRC) [17]. Digital control can be used to implement the main control methods, and digital control offers the opportunity to implement more complex algorithms based in the quality and the amount of information available to make the decisions that can be combined to perform more sophisticated functions [18].

The goal of this review is to discuss about classical digital control laws and to discern the best one between voltage and current feedback regulation adapted for a high-frequency PoL converter application. This review is composed by four parts. After a brief introduction, the

matlab-simulink models of our high-frequency PoL converter are presented in the second chapter. Experimental results validating these digital control laws are shown in third part. Finally, conclusions are done in fourth chapter.

2. Theoretical Study of Control Laws

2.1. Selection of the Digital Compensation Network

One of the main discussion points is the structure of the voltage compensation network and its implementation as a digital filter. As a matter of fact, the compensation network architecture influences directly in the converter behavior. Thus, while some topologies are chosen for their higher accuracy, others are preferred by their lower computational cost.

For classical digital designs, equations of the digital filter representing the voltage compensation networks are shown in equations (1)-(4). On one hand, serial or incremental algorithms present the lower computational costs but they are very sensible to variations in the coefficients, thus, the stability of the converter using them is limited. On the other hand, parallel or position algorithms allow higher robustness face coefficients variations although they need more software instructions to be implemented. As a result, the final system is stable in a larger range of values but they are not performing in high-frequency applications due to the elevated delays that they introduce to the system. This later architectures admit three variations depending on how the integral part is calculated. Next, we present the digital control laws for each voltage compensation network.

Incremental PI:

$$u[n] = u[n-1] + K_1 \cdot e[n] + K_2 \cdot e[n-1]$$
(1)

with:

$$K_1 = K_p + \frac{K_i \cdot T_{sam}}{2}$$
$$K_2 = \frac{K_i \cdot T_{sam} - 2 \cdot K_p}{K_i \cdot T_{sam} + 2 \cdot K_p}$$

Position PI:

$$u[n] = u[n-1] + K_p \cdot e[n] + K_i \cdot G[n]$$
⁽²⁾

with:

 $G[n] = y[n-1] + \frac{T_{sam}}{2} \cdot (e[n] + e[n-1]) \text{ trapezoidal law}$ $G[n] = y[n-1] + T_{sam} \cdot e[n] \text{ backward Euler law}$ $G[n] = y[n-1] + T_{sam} \cdot e[n-1] \text{ forward Euler law}$ Incremental PI:

$$u[n] = u[n-1] + K_1 \cdot e[n] + K_2 \cdot e[n-1] + K_3 \cdot e[n-2] \quad (3)$$

with:

$$K_{1} = K_{p} + \frac{K_{i} \cdot T_{sam}}{2} + \frac{K_{d}}{T_{sam}}$$
$$K_{2} = -K_{p} - \frac{2 \cdot K_{d}}{T_{sam}} + \frac{K_{i} \cdot T_{sam}}{2}$$
$$K_{3} = \frac{K_{d}}{T_{sam}}$$

Position PI:

$$u[n] = K_p \cdot e[n] + K_i \cdot G[n] + K_d \cdot (e[n] - e[n-1]) \quad (4)$$

2.2. Digital Voltage-mode Control

Digital output voltage feedback regulation has been traditionally used due to its easy implementation. The control design is easy since the current measurement is avoided and it requires only a simple measurement of the output voltage of the converter. Moreover, the sampling frequency has not to be very elevated due to the slow variations of the output voltage feedback loop.

Figure 1 show the Simulink model developed to study this control law. This model has been obtained using the Matlab S-Function where the digital control law algorithm can be directly integrated in the design by means of C code. Thanks to these functions, accurate simulations of the real system can be obtained. Moreover, to preserve the exactness of the model, fix-point, delay and quantification errors have been taken into account.




Figure 1. Simulink model of DVMC law

Then, the output voltage is measured and digitalized. Next, it is compared with a voltage reference before to be introduced in the voltage compensator network. The output of the compensator is calculated by means of any of the equations presented in equations (1)-(4). After, the DPWM calculates the duty cycle using next equation:

$$d[n] = d[n-1] + a \cdot u[n] \tag{5}$$

Where the coefficient "a" defines the dynamics of the system and u[n] is the voltage compensator network output of the external loop. In equation (5), we see how the system achieves the steady-state when the error voltage is zero.

2.3. Digital Predictive Current-Programmed Control

The digital predictive current-programmed control law was developed [19]. The main idea is that inductor current reaches the current reference in a determined number of cycles. This current reference is imposed by the external voltage regulation loop [20]. Once the inductor current attains the reference, the current error is zero and the system reaches the steady state [21].

Then, the duty-cycle for the next switching period is calculated as follows [22]:

$$d[n] = \frac{L}{V_{in} \cdot T_{sw}} \cdot \left[i_c[n] - i_l[n]\right] + D$$
(6)

Where *L* corresponds to the inductor value, V_{in} the input voltage, T_{sw} the switching period, $i_c[n]$ the current reference, $i_l[n]$ the inductor current and *D* the steady-state duty cycle.

In order to achieve the digital voltage-mode control law, the sampling frequency has to be high enough to sample accurately the inductor current once (at least) at the beginning of each switching period [23]. In real highfrequency digital converters, this is difficult to achieve due to the conversion times of the ADCs and the inherent delays (delays of the signal propagation and the algorithm execution in the digital controller). As a result, main digital controllers cannot update the duty cycle each switching period when the switching frequencies are elevated.

Nevertheless, this control law can be adapted to be less exigent in terms of computational cost using equation (5). Then, equation (6) is adapted to:

$$d[n] = d[n-1] + a \cdot u[n] \tag{5}$$

with:

$$u[n] = e_v[n] - i_l[n]$$

Where e_v is the output of the voltage compensator network of the external loop and the coefficient "*a*" defines the dynamics of the system again [24]. Figure 2 shows the Simulink model developed for this control law.




Figure 2. Simulink model of DPRC law

3. Matlab-simulink Simulation Results

Our models have been designed for a synchronous Buck converter. This step-down DC-DC converter topology is the preferred one in PoL converters because of its simplicity and its behavior is well-known. The converter parameters as observed in Table 1 have been selected according to current specifications of low-voltage, high-current DC-DC converters to supply power microprocessors [25].

Figure 3 is an example of the simulation results obtained with our models. We see the converter behavior against a load variation of 5A (20A). Output voltage (top) and current (bottom) are represented for DVCM and DPRC respectively.

The digital control laws designed in part II have been implemented in a PoL converter prototype using a 16 bits DSC of Freescale [26]. This fix-point DSC owns internal built-in ADCs and DPWMs. Nevertheless, the elevated conversion time of the built-in ADC induces a significant delay that degrades the performances of the final system. At high switching frequencies, this delay reduces drastically the system stability. Each control law has a maximal acceptable delay and, beyond this limit, the system becomes oscillating. As a matter of fact, delay is more critical in DPRC than in DVMC due to the double analogical-to-digital conversion and the increase of the size of the algorithm. To solve this problem, we have developed at LAAS/CNRS an external acquisition board incorporating high-frequency ADCs (20MHZ). Thus, electrical signals can be sampled at higher frequencies and the algorithm execution times reduced.

Table 1. Converter parameters	
Parameter	Value
Input Voltage	3-12 V (5 V typ)
Output Voltage	1 V
Output current	25 A max.
Switching freq.	1 MHz
Output Capacitor	410 μF
Input Capacitor	720 μF
R_{ds} Power Switch	7.5 mΩ
R _{ds} Synch. Switch	2.4 mΩ
Output Inductance	300 nH
Output Induct. DCR	0.588 mΩ
Output Capacitor ESR	2 mΩ
Input Capacitor ESR	1.27 mΩ




Figure 3. Simulation of $\Delta I_{out} = 5$ A for DVCM and DPRC laws

Otherwise, it is well-known that the resolution of the DPWM has to be higher than the one of the ADC in order to avoid limit-cycle oscillations in the output magnitudes [27,28]. This fact is not accomplished in the MC56F8367EVM since the resolution of the built-in DPWM is depending of the converter switching frequency. In our case, for a switching frequency of 1MHz and a DPWM clock frequency of 60MHz (that means a time resolution of 16ns), we have 60 digital steps resulting in a resolution lower an 6 bits. The effect of this lack of resolution in the

output module is observed in the left side of the Figure 4. Here, we observe how steady-state output voltage varies due to undesired changes in the PWM signal. These variations are produced because the digital output value of the control stage jumps between two digital values of the DPWM. On the other side, if the resolution is higher enough (DPWM quantification level smaller than in ADC), we avoid these errors in the output signals as observed in the right side of the Figure 4.




Figure 4. Effect of the cycle-limits in the output voltage

Digital Technologies




Figure 5. The prototype of our Digital DC-DC converter

The prototype of our Digital DC-DC converter is shown in Figure 5. Thus, we have also developed in the LAAS/CNRS and external 12bit DPWM to solve the lack of resolution of the internal DPWM and to avoid the cycle-limit oscillation problem. Table 2 resume the prototype parameters and the test conditions for the experimental results.




Figure 6. Output voltage and current for $\Delta I_{out} = 5$ A using DVMC (top) and DPRC (bottom) law

Figure 6 shows a load variation of 5A (20% maximal load) using DVMC and DPRC laws respectively. The compensation network chosen has been the incremental PI due its low computational cost. We observe how dynamics

is not degraded using DPRC despite of its delays are bigger. Experimental and simulation results do not offer big variations. We see also how DPRC presents a small steady state error that is not present in DVMC.

4. Conclusions

The goal of this article is to discuss about classical digital control laws and to discern the best one between voltage and current feedback regulation adapted for a high-frequency PoL converter application.

In this work, some examples of classical digital control have been introduced to show the feasibility of the design. Future works will develop new control laws and their adaptation for high-frequency PoL converters.

Therefore, we have studied both control laws by means of Matlab-Simulink models. These models uses Sfunctions allowing integrating the algorithm of the digital control law into the model. Then, simulations of the real system are now available. Moreover, these models help to calibrate the experimental system and to study the influence of quantification, fix-point and delays error in each control law. Furthermore, several architectures of digital compensation networks have been analyzed and compared in this revision. At this point, incremental digital PI and PID have shown enough dynamical performances.

In order to have an accurate comparison, we have implemented these experimental laws in our prototype. The results shown that DPCM does not improve the converter performances despite of the tracking of the inductor current. Moreover, the system calibration is more difficult and the computational cost of the algorithm is higher introducing larger delays that can make unstable the system. For those reasons, DPRC is preferred only when the narrow tracking of the inductor current is required. This fact is only required in high-output current PoL converters where the load variations are significant (e.g. interleaved converters for Voltage Regulator Modules). On the other side, for the low-power PoL converters, DVMC is the good strategy due to its simple implementation, low cost and fast algorithm execution.

References

- [1] A. Vidal, A.G. Yepes, F.D. Freijedo, J. Malvar, O. Lopez, J. Doval-Gandoy, A Technique to Estimate the Equivalent Loss Resistance of Grid-Tied Converters for Current Control Analysis and Design, *Power Electronics, IEEE Transactions on*, 30 (2015), pp.1747-1761.
- [2] N. Rocha, C.B. Jacobina, E.C. dos Santos Jr, R.M.B. Cavalcanti, Parallel single-phase ac-dc-ac shared-leg converters: Modelling, control and analysis, *International Journal of Electrical Power & Energy Systems*, 61 (2014), pp.27-38.
- [3] O.A. Ahmed, J.A.M. Bleijs, An overview of DC-DC converter topologies for fuel cell-ultracapacitor hybrid distribution system, *Renewable and Sustainable Energy Reviews*, 42 (2015), pp.609-626.
- [4] A.T. Alexandridis, G.C. Konstantopoulos, Modified PI speed controllers for series-excited dc motors fed by dc/dc boost converters, *Control Engineering Practice*, 23 (2014), pp.14-21.
- [5] D. Guilbert, A. Gaillard, A. Mohammadi, A. N'Diaye, A. Djerdir, Investigation of the interactions between proton exchange membrane fuel cell and interleaved DC/DC boost converter in case of power switch faults, *International Journal of Hydrogen Energy*, 40 (2015), pp.519-537.
- [6] S. Aldhaher, J.F. Whidborne, P.C.K. Luk, One-comparator counter-based controller for synchronous DC/DC converters, *Power Electronics, IET*, 7 (2014), pp.2209-2217.
- [7] L. Wan-Rone, W.B. Lacorte, A.B. Caberos, Y. Mei-Ling, L. Jia-Chuan, L. Shu-Chia, S. Chih-Shiang, A Programmable Controller IC for DC/DC Converter and Power Factor Correction

Applications, *Industrial Informatics, IEEE Transactions on*, 9 (2013), pp.2105-2113.

- [8] R. Carballo, R. Nunez, V.H. Kurtz, F. Botteron, Design and Implementation of a Three-Phase DC-AC Converter for Microgrids Based on Renewable Energy Sources, *Latin America Transactions, IEEE (Revista IEEE America Latina)*, 11 (2013), pp.112-118.
- [9] A. Gopi, R. Saravanakumar, High step-up isolated efficient single switch DC-DC converter for renewable energy source, *Ain Shams Engineering Journal*, 5 (2014), pp.1115-1127.
- [10] Y. Hu, W. Cao, B. Ji, J. Si, X. Chen, New multi-stage DC-DC converters for grid-connected photovoltaic systems, *Renewable Energy*, 74 (2015), pp.247-254.
- [11] C. Jingquan, A. Prodic, R.W. Erickson, D. Maksimovic, Predictive digital current programmed control, *Power Electronics, IEEE Transactions on*, 18 (2003), pp.411-419.
- [12] Z. Rehman, I. Al-Bahadly, S. Mukhopadhyay, Multiinput DC-DC converters in renewable energy applications - An overview, *Renewable and Sustainable Energy Reviews*, 41 (2015), pp.521-539.
- [13] P.E. Kakosimos, A.G. Kladas, S.N. Manias, Fast Photovoltaic-System Voltage- or Current-Oriented MPPT Employing a Predictive Digital Current-Controlled Converter, *Industrial Electronics, IEEE Transactions on*, 60 (2013), pp.5673-5685.
- [14] C. Jingquan, A. Prodic, R.W. Erickson, D. Maksimovic, Predictive digital current programmed control, *Power Electronics, IEEE Transactions on*, 18 (2003), pp.411-419.
- [15] L. Yajun, L. Xinquan, Y. Qiang, Y. Bing, Novel short-circuit protection technique for DC-DC buck converters, *Circuits, Devices & Systems, IET*, 8 (2014), pp.90-99.
- [16] S. Jin, X. Jianping, Z. Shu, L. Shuhan, Valley current mode pulse train control technique for switching DC-DC converters, *Electronics Letters*, 50 (2014), pp.311-313.
- [17] Z.T. Zhusubaliyev, E. Mosekilde, Multistability and hidden attractors in a multilevel DC/DC converter, *Mathematics and Computers in Simulation*, 109 (2015), pp.32-45.
- [18] A. Parreira, F. Lima, M. Santos, Digital modular control of high frequency DC-DC converters, *Microelectronics Journal*, 45 (2014), pp.1254-1260.
- [19] Q. Wang, N. Chen, S. Xu, W. Sun, L. Shi, Trajectory prediction control for digital control DC-DC converters with fast transient response, *Microelectronics Journal*, 45 (2014), pp.767-774.
- [20] C. Vlad, P. Rodriguez-Ayerbe, E. Godoy, P. Lefranc, Advanced control laws of DC-DC converters based on piecewise affine modelling. Application to a stepdown converter, *Power Electronics, IET*, 7 (2014), pp.1482-1498.
- [21] M. Khalilian, E. Adib, H. Farzanehfard, Family of single-switch soft-switching pulse-width modulation DC-DC converters with reduced switch stress, *Power Electronics, IET*, 7 (2014), pp.2182-2189.
- [22] J.F. da Rocha, M.B. dos Santos, J.M.D. Costa, Voltage Spikes in Integrated CMOS Buck DC-DC Converters: Analysis for Resonant and Hard Switching Topologies, *Procedia Technology*, 17 (2014), pp.327-334.
- [23] A. Khoudiri, K. Guesmi, D. Mahi, Spectral decomposition based approach for DC-DC converters modeling, *International Journal* of Electrical Power & Energy Systems, 61 (2014), pp.288-297.
- [24] P. Szcześniak, J. Kaniewski, M. Jarnut, AC-AC power electronic converters without DC energy storage: A review, *Energy Conversion and Management*, 92 (2015), pp.483-497.
- [25] S. Jin, X. Jianping, X. Lijun, Z. Shu, Capacitor current feedback pulse train control technique for switching DC-DC converters, *Electronics Letters*, 50 (2014), pp.1088-1090.
- [26] H. Behjati, A. Davoudi, Reference-change response assignment for pulse-width-modulated dc-dc converters, *Power Electronics*, *IET*, 7 (2014), pp.1414-1423.
- [27] J. Adhikari, A.K. Rathore, S. Kumar Panda, Modular Interleaved Soft-Switching DC-DC Converter for High-Altitude Wind Energy Application, *Emerging and Selected Topics in Power Electronics*, *IEEE Journal of*, 2 (2014), pp.727-738.
- [28] P. Deivasundari, G. Uma, S. Ashita, Chaotic dynamics of a zero average dynamics controlled DC-DC Cuk converter, *Power Electronics, IET*, 7 (2014), pp.289-298.