

32-bit Microcontroller

FR Family FR81S

## **MB91570 Series DS Major Changes**

MB91F575B/F575BS/F575BH/F575BHS  
MB91F577B/F577BS/F577BH/F577BHS

This material covers the major changes from DS705-00009-0v01 to DS705-00009-1v0.



■ MAJOR CHANGES MADE IN THIS EDITION

| Page          | Section  | Change Results   |
|---------------|--|--|
| -             | General  | The following products are added.<br>MB91F575B/F575BS/F575BH/F575BHS<br>MB91F577B/F577BS/F577BH/F577BHS  |
| 1             | ■FEATURES  | Descriptions are changed.  |
| 4             | ■FEATURES<br>●Peripheral Functions                                   | Names of the following item are corrected.<br>·Up/Down counter<br>↓<br>·Up/Down counter: 2 channels<br><br>·Power on reset / internal low-voltage detection reset<br>↓<br>·Power on reset<br><br>·Low-voltage detection reset<br>↓<br>·Low-voltage detection reset (external low-voltage detection)<br>·Low-voltage detection reset (internal low-voltage detection)   |
| 4<br>5,<br>37 | ■FEATURES●Peripheral Functions,<br>■PRODUCT LINEUP<br>■BLOCK DIAGRAM | ·HS-SPI<br>Note: In this series, the HS-SPI function is prohibited   |
| 5, 6          | ■PRODUCT LINEUP  | Product lineup is changed in accordance with addition of those products.<br><br>Items added<br>·Sub clock<br><br>Item names corrected<br>·DMA Transfer → DMA Controller<br>·16-bit Base Timer → Base Timer (16bit)<br>·Free-run Timer → Free-run Timer (32bit)<br>·Input capture → Input capture (32bit)<br>·Output Compare → Output Compare (32bit)<br>·16-bit Reload timer → Reload Timer (16bit)<br>·PPG → PPG timer (16bit)<br>·D/A → D/A converter<br>·A/D → A/D converter(8bit/10bit)<br>·Multi-Function → Multi-Function serial communication<br>·Internal low-voltage detection reset → Low-voltage detection reset (Internal low-voltage detection)<br>·On Chip Debug: Built-in OCD →On Chip Debug: Yes |

| Page       | Section            | Change Results   |
|------------|--------------------|--|
| 19, 20, 23 | ■ PIN DESCRIPTION  | Terminologies are unified<br><br>·DEBUG I/F → DEBUG I/F pin ("pin" is added)<br>·##Power Supply → ##Power Supply pin ("pin" is added)<br>·##GND → ##GND pin ("pin" is added)<br>·##Reference Voltage → ##Reference Voltage pin ("pin" is added)<br>·OSC Input pin, OSC Output pin<br>→ oscillation Input pin, oscillation Output pin |
| 20         |                    | The function of MD0 of pin number 114 is changed.<br><br>Mode Pin → Mode Pin 0   |
| 20         |                    | The function of MD1 of pin number 115 is changed.<br><br>Mode Pin → Mode Pin 1   |
| 20         |                    | The I/O circuit type and function of MD2 of pin number 116 are changed.<br><br>A → R2<br>Mode Pin → Mode Pin 2   |
| 23         |                    | The function description of AVSS/AVRL of pin number 82 is changed.<br><br>ADC GND / Low Reference Voltage<br>↓<br>ADC, DAC GND pin/ Low Reference Voltage pin  |
| 24-26      | ■ I/O CIRCUIT TYPE | As to the I/O circuit types, H, I, I2, I3, J, K, L, M, and N,<br>· The circuit diagrams are corrected. (The hysteresis symbol on TTL is deleted.)  |
| 27         |                    | As to the I/O circuit type B,<br>·The circuit diagram is corrected. (The hysteresis symbol on TTL is deleted.)   |
| 27         |                    | The I/O circuit type, R2, is added.  |
| 27         |                    | Remarks for X and Y in the I/O CIRCUIT TYPE are the same as those of other series of the devices.<br><br>Main clock → Main oscillation I/O<br>Sub clock → Sub oscillation I/O  |

| Page   | Section   | Change Results  |
|--------|---|---|
| 37     | ■BLOCK DIAGRAM  | <p>Name of the on-chip Flash Memory is corrected.<br/>Work Flash → WorkFlash (No space between letter k and F)</p> <p>Names of the I/O pins of CAN are corrected.<br/>CANRX0-2, CANTX0-2 → RX0-2, TX0-2</p> <p>Names of the I/O pins of A/D converter are corrected.<br/>ADTG, AN0-40<br/>↓<br/>ADTG, AN0-39</p> <p>The following is added to I/O pins of A/D converter.<br/>ADC enabled (ADER)</p> <p>Description of the Low Voltage Detection is corrected.<br/>Low Voltage Detection<br/>↓<br/>Low Voltage Detection (External Power Supply)<br/>Low Voltage Detection (Internal Power Supply)</p> |
| 38, 39 | ■MEMORY MAP   | The memory map is changed in accordance with addition of those products.  |
| 41     | ■I/O MAP  | The data access attribute of address 000044 <sub>H</sub> DICR is corrected.<br><br>B,H,W → B  |
| 49     |   | The address 000318 <sub>H</sub> IPVAR is deleted.   |
|        |   | The address 00031E <sub>H</sub> IPVSR is deleted.   |
| 55, 76 |   | <p>The data access attribute and initial value of the address 00056D<sub>H</sub> CSVCR are corrected as shown below.</p> <p>Data access attribute: B,H,W → B<br/>Initial value: -001110- → -001110-,<br/>-001010-*<sup>3</sup></p> <p>*<sup>3</sup>: The initial value is different by part number. For details, refer to the CSVCR register in chapter “Clock Supervisor”</p>  |
| 81     | ■ELECTRICAL<br>CHARACTERISTICS<br>1. Absolute Maximum Ratings | <p>Assignment of the corresponding pins described in note *8 are corrected.</p> <p>P050 to P056 → P050 to P053</p>  |
| 83     | 3.DC characteristics  | <p>Description of conditions for V<sub>IH2</sub>, V<sub>IH6</sub> are corrected</p> <p>CMOS schmitt → CMOS hysteresis</p> <p>Description of V<sub>IH12</sub> (Pin name: X0, X1, X0A, X1A) are deleted.</p>  |

| Page | Section   | Change Results  |
|------|---|---|
| 84   | 3.DC characteristics  | Pin name of $V_{IL5}$ to $V_{IL8}$ are corrected.<br>$P036 \rightarrow P037$  |
|      |   | Minimum value of $V_{IL9}$ , $V_{IL10}$ , $V_{IL11}$ are corrected.<br>$V_{SS} \rightarrow V_{SS}-0.3$  |
|      |   | Maximum value of $V_{IL10}$ is corrected.<br>$0.5 \times V_{CC5} \rightarrow 0.3 \times V_{CC5}$  |
|      |   | Maximum value of $V_{IL11}$ is corrected.<br>$0.5 \times V_{CC5} \rightarrow 0.8$   |
|      |   | Description of $V_{IL12}$ (Pin name: X0, X1, X0A, X1A) are deleted.   |
| 85   |   | Condition of $V_{OH1}$ , $V_{OH2}$ , $V_{OH3}$ are corrected.<br>$V_{CC}E = 3.3V \rightarrow V_{CC}E = 3.0V$  |
| 86   |   | Condition of $V_{OL1}$ , $V_{OL2}$ , $V_{OL3}$ are corrected.<br>$V_{CC}E = 3.3V \rightarrow V_{CC}E = 3.0V$  |
|      |   | Pin name of $V_{OL4}$ , $V_{OL5}$ are corrected.<br>$P036 \rightarrow P037$   |
| 89   |   | Name of the on-chip Flash Memory is corrected.<br>work flash $\rightarrow$ WorkFlash (No space between letter k and F)  |
| 90   | ■ ELECTRICAL<br>CHARACTERISTICS<br>4. AC characteristics<br>(1) Main Clock Timing | The minimum value of the Internal operating clock cycle time, $F_{CP}$ , $F_{CPP}$ , $F_{CPT}$ , is determined.<br>- $\rightarrow 2$ ( MHz )  |
|      |   | The maximum value of the Internal operating clock cycle time, $t_{CP}$ , $t_{CPP}$ , $t_{CPT}$ , is determined.<br>- $\rightarrow 500$ ( ns )   |
| 91   | (1-2) Sub Clock Timing  | Comment on a part number of the products is added.<br>(1-2) Sub clock timing<br>$\downarrow$<br>(1-2) Sub clock timing (products without S-suffix)  |
| 92   | ●Guaranteed operation range   | The following note is added:<br><br>Note: The CPU will be reset at the power supply voltage $4V \pm 0.3V$ or less.  |
| 92   | ●Example of an oscillation circuit  | Capacitance of the C1 and C2 in the circuit diagram is corrected.<br>$C1=27pF \rightarrow 10pF$<br>$C2=27pF \rightarrow 10pF$<br><br>The following note is added:<br><br>Note: As to the product with its clock supervisor's initial value is "ON", when the oscillator is unable to start within 20ms from the stop state the clock supervisor will detect the oscillation stop. As a result, the CPU moves to the fail safe operation.<br><br>Design your print circuit board so that the oscillator can start oscillation within 20ms. |

| Page | Section   | Change Results  |
|------|---|---|
| 95   | ■ ELECTRICAL<br>CHARASTERISTICS<br>4. AC characteristics<br>(3) Power-on Conditions                       | <p>The table (3) Power-on Conditions is corrected.</p> <p>The descriptions of the following parameters are deleted:<br/>Power supply on rise time, Power supply start voltage, and<br/>Power supply peak voltage.</p> <p>Descriptions of the following parameters are added:<br/>Level detection voltage, Level detection hysteresis width,<br/>Level detection time, and Slope detection undetected<br/>standard.</p>  |
| 95   |   | <p>The item number of the notes under the table of (3)<br/>Power-on Conditions is corrected.</p> <p>*: This time is to start the slope detection...<br/>↓<br/>*3: This time is to start the slope detection...</p> <p>The following are added under the table (3) Power-on<br/>Conditions.</p> <p>*1: If the fluctuation of the power supply is faster than the<br/>low voltage detection time, there is the possibility to<br/>generate or release after the power supply voltage has<br/>exceeded the detection voltage range.</p> <p>*2: When setting the power supply fluctuation to this<br/>standard or less, it is possible to suppress the slope<br/>detection. This is the standard when the power supply<br/>fluctuation is stable.</p> |
| 95   |   | <p>The diagram under the table (3) Power-on Conditions is<br/>deleted.</p>  |
| 96   | ■ ELECTRICAL<br>CHARASTERISTICS<br>4. AC characteristics<br>(4) Multi-function Serial<br>(4-1)UART timing | <p>The following is added to the Bit setting in (4-1) UART<br/>timing:</p> <p>SCR:SPI=0</p> <p>Table in (4-1) UART timing is changed.</p> <p>Parameter:<br/>[Valid SIN→SCK↑] → [Valid SIN→SCK↑setup time]<br/>(tIVSHI, tIVSHE)</p> <p>Remarks:<br/>Internal shift clock mode output pin :<br/>CL=50pF<br/>↓<br/>Internal shift clock mode:<br/>CL=50pF (When drive capability is 2mA or more.)<br/>CL=20pF (When drive capability is 1mA)</p> <p>External shift clock mode output pin :<br/>CL=50pF<br/>↓<br/>External shift clock mode:<br/>CL=50pF (When drive capability is 2mA or more.)<br/>CL=20pF (When drive capability is 1mA)</p>   |

| Page     | Section   | Change Results  |
|----------|---|---|
| 98       | ■ ELECTRICAL<br>CHARACTERISTICS<br>4. AC characteristics<br>(4) Multi-function Serial<br>(4-1)UART timing | The following is added to the Bit setting in (4-1) UART timing:<br><br>SCR:SPI=0<br><br>Table in (4-1) UART timing is changed.<br>Parameter:<br><br>[Valid SIN→ SCK ↓] is corrected to<br>[Valid SIN→ SCK ↓ setup time] (t <sub>IVSLI</sub> , t <sub>IVSLE</sub> )<br><br>Remarks:<br>Internal shift clock mode output pin :<br>C <sub>L</sub> =50pF<br>↓<br>Internal shift clock mode:<br>C <sub>L</sub> =50pF (When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF (When drive capability is 1mA)<br><br>External shift clock mode output pin :<br>C <sub>L</sub> =50pF<br>↓<br>External shift clock mode:<br>C <sub>L</sub> =50pF (When drive capability is 2mA or more.)<br>C <sub>L</sub> =20pF(When drive capability is 1mA) |
| 99       | (4) Multi-function Serial<br>(4-1)UART timing   | The diagram, External shift clock mode, in (4-1) UART timing is corrected.<br><br>Serial clock “L” pulse width t <sub>SLSH</sub> which a double-headed arrow shows is corrected from the interval between V <sub>IL</sub> -V <sub>IH</sub> to V <sub>IL</sub> -V <sub>IL</sub> .  |
| 100, 101 | (4) Multi-function Serial<br>(4-1)UART timing   | In (4-1) UART timing, the following bit setting is added:<br><br>Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=0, SCR:SPI=1   |
| 102, 103 | (4) Multi-function Serial<br>(4-1)UART timing   | In (4-1) UART timing, the following bit setting is added:<br><br>Bit setting: SMR: MD2=0, SMR: MD1=1, SMR: MD0=0, SMR: SCINV=1, SCR:SPI=1   |
| 104      | (4) Multi-function Serial<br>(4-2) External clock (EXT=1)   | (4-2)External clock (EXT = 1): asynchronous only<br><br>Is added.   |



| Page | Section                       | Change Results  |
|------|-------------------------------|---|
| 105  | (4-3) I <sup>2</sup> C timing | <p>In (4-3) I<sup>2</sup>C timing, the following is corrected:</p> <p>The title number is corrected as shown below.<br/>(4-2) I<sup>2</sup>C timing → (4-3) I<sup>2</sup>C timing</p> <p>One of the symbols is corrected as shown below.<br/><math>t_{BUS} \rightarrow t_{BUF}</math></p> <p>Condition of Noise filter is corrected to [-].</p> <p>Conditions:<br/><math>C_L=50\text{pF}</math><br/>→ <math>C_L=50\text{pF}</math> (When drive capability is 2mA or more.)<br/><math>C_L=20\text{pF}</math> (When drive capability is 1mA.)</p> <p>The first note “*1” under the table is corrected as shown below:<br/>*1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA output lines.<br/>↓<br/>*1: R and <math>C_L</math> represent the pull-up resistance and load capacitance of the SCL and SDA output lines.</p>  |
| 107  | (5)LIN-UART timing            | <p>In the bit setting, ESCR: SCES=0 &amp; ECCR: SCDE=0, the following are corrected.</p> <p>Parameter:<br/>[Valid SIN→SCK↑] → [Valid SIN→SCK↑setup time]<br/>(<math>t_{VSHI}</math>, <math>t_{VSHL}</math>)</p> <p>Parameters and symbols are corrected as shown below.<br/>Serial clock "H" pulse width, <math>t_{SHSL}</math><br/>↓<br/>Serial clock "L" pulse width, <math>t_{SLSH}</math><br/><br/>Serial clock "L" pulse width, <math>t_{SLSH}</math><br/>↓<br/>Serial clock "H" pulse width, <math>t_{SHSL}</math></p> <p>Remarks:<br/>Internal shift clock mode output pin:<br/><math>C_L=80\text{pF}+1\cdot\text{TTL}</math><br/>↓<br/>Internal shift clock mode:<br/><math>C_L=80\text{pF}+1\cdot\text{TTL}</math><br/><br/>External shift clock mode output pin:<br/><math>C_L=80\text{pF}+1\cdot\text{TTL}</math><br/>↓<br/>External shift clock mode:<br/><math>C_L=80\text{pF}+1\cdot\text{TTL}</math></p> |

| Page | Section            | Change Results   |
|------|--------------------|--|
| 109  | (5)LIN-UART timing | <p>In the bit setting, ESCR: SCES=1 &amp; ECCR: SCDE=0, the following are corrected.</p> <p>Parameter:<br/>[Valid SIN→SCK ↓] → [Valid SIN→SCK ↓setup time]<br/>(<math>t_{IVSLI}</math>, <math>t_{IVSLE}</math>)</p> <p>Remarks:<br/>Internal shift clock mode output pin:<br/><math>C_L=80pF+1 \cdot TTL</math><br/>↓<br/>Internal shift clock mode:<br/><math>C_L=80pF+1 \cdot TTL</math></p> <p>External shift clock mode output pin:<br/><math>C_L=80pF+1 \cdot TTL</math><br/>↓<br/>External shift clock mode:<br/><math>C_L=80pF+1 \cdot TTL</math></p> |
| 110  | (5)LIN-UART timing | <p>The diagram, External shift clock mode, in (5)LIN-UART timing is corrected.</p> <p>Serial clock “L” pulse width <math>t_{SLSH}</math> which a double-headed arrow shows is corrected from the interval between <math>V_{IL}-V_{IH}</math> to <math>V_{IL}-V_{IL}</math>.</p>  |
| 111  | (5)LIN-UART timing | <p>In the bit setting, ESCR: SCES=0 &amp; ECCR: SCDE=1, the following are corrected.</p> <p>Parameter:<br/>[Valid SIN→SCK ↓] → [Valid SIN→SCK ↓setup time]<br/>(<math>t_{IVSLI}</math>)</p> <p>Remarks:<br/>Internal shift clock mode output pin:<br/><math>C_L=80pF+1 \cdot TTL</math><br/>↓<br/>Internal shift clock mode:<br/><math>C_L=80pF+1 \cdot TTL</math></p> <p>The figure title is added to the timing chart.<br/>·Internal shift clock mode</p>  |

| Page | Section  | Change Results   |
|------|--|--|
| 112  | (5)LIN-UART timing   | <p>In the bit setting, ESCR: SCES=1 &amp; ECCR: SCDE=1, the following are corrected.</p> <p>Parameter:<br/>[Valid SIN→SCK↑] → [Valid SIN→SCK↑setup time]<br/>(<math>t_{IVSHI}</math>)</p> <p>Remarks:<br/>Internal shift clock mode output pin:<br/><math>C_L=80pF+1\cdot TTL</math><br/>↓<br/>Internal shift clock mode:<br/><math>C_L=80pF+1\cdot TTL</math></p> <p>The figure title is added to the timing chart.<br/>·Internal shift clock mode</p>                              |
| 115  | <p>■ ELECTRICAL<br/>CHARACTERISTICS<br/>4. AC characteristics<br/>(9) Low voltage detection<br/>(External low-voltage detection)</p> | <p>The title name is corrected as shown below.<br/>(9) Low voltage detection<br/>↓<br/>(9) Low voltage detection (External low-voltage detection)</p> <p>The specification table of (9) Low voltage detection (External low-voltage detection) is corrected.</p> <p>The figure under the specification table of (9) Low voltage detection (External low-voltage detection) is deleted.</p> <p>The parameter "Power-supply voltage fluctuation rate" and its note (*2) are added.</p> |
| 116  | (10) Low voltage detection<br>(Internal low-voltage detection)   | <p>The title name is corrected.<br/>(10) Internal low voltage detection<br/>↓<br/>(10) Low voltage detection (Internal low-voltage detection)</p> <p>The specification table of (10) Low voltage detection (Internal low-voltage detection) is corrected.</p> <p>The figure under the specification table of (9) Low voltage detection (Internal low-voltage detection) is deleted.</p>  |
| 128  | <p>■ ELECTRICAL<br/>CHARACTERISTICS<br/>5. A/D converter</p>   | <p>The specification of the analog port input current <math>I_{AIN}</math> is determined.<br/>Min. - → -5 (μA)<br/>Max. 10 → +5 (μA)</p> <p>The note under the table is corrected.</p> <p>Note: Be sure to use the clock with a frequency between 8MHz and 17MHz for the ADC compare clock in order to ensure its accuracy.</p>  |

| Page | Section   | Change Results   |
|------|---|--|
| 130  | ■ ELECTRICAL<br>CHARACTERISTICS<br>5. A/D converter | In the diagram of an analog circuit model, part numbers<br>and the maximum value of C are corrected.<br><br>MB91F575/MB91F577 → MB91570series<br><br>C = 15pF(MAX)<br>↓<br>C = 16.5pF(MAX)*<br>*: except DA shared pin   |
| 131  | 6. D/A converter                                    | The remark about the reference voltage supply current,<br>I <sub>DVR</sub> , is corrected.<br>Per 1ch → Per 1ch*<br><br>The following note is added below the specification table.<br>*: Reference voltage supply current (V <sub>CC</sub> = AV <sub>CC</sub> = 5.0 V)<br>is specified.  |
| 132  | 7. Flash memory                                     | The values of the following items in the specification table<br>are corrected.<br>· Sector erase time<br>· Erase cycle/Data retain time<br>Remarks and notes are corrected.<br><br>The title "(1) Electrical characteristics" are put on the<br>specification table.<br>Notes for power-off during Flash writing are added as (2). |
| 133  | ■ Ordering part number                              | Ordering part numbers are changed in accordance with the<br>additions to our product lineup.   |