# QUIESCENT CURRENT CONTROL CIRCUIT FOR CLASS AB 

## AMPLIFIERS

BY

## IVAN R. PADILLA, M.S.E.E.

# A dissertation submitted to the Graduate School in partial fulfillment of the requirements for the degree Doctor of Philosophy in Electrical Engineering 

New Mexico State University<br>Las Cruces, New Mexico

May 2007
"Quiescent Current Control Circuit for Class AB amplifiers," a dissertation prepared by Ivan R. Padilla in partial fulfillment of the requirements for the degree, Doctor of Philosophy in Electrical Engineering, has been approved and accepted by the following:

Linda Lacey
Dean of the Graduate School

Paul M. Furth
Chair of the Examining Committee

Date

Committee in charge:
Dr. Paul M. Furth, Chair
Dr. Phillip De Leon
Dr. Jeannie Cook
Dr. Stuart H. Munson-McGee

## ACKNOWLEDGEMENTS

To my family; I would not have accomplished this important milestone in my life if I would not have had their support.

I would like to thank my committee members for all their patience and dedication. My deepest thanks to Dr. Paul M. Furth. He was the key to all my work on this dissertation and the source of all my knowledge in this area. I would also like to thank Drs. Phillip De Leon and Jeannie Cook for their insightful questions and comments, and particularly for their willingness to teach and to talk to students. I would also like to thank Dr. Stuart Munson Mc-Gee for serving on my committee.

In order to complete this work support came not only from eduction to the ECE Department, but also from financial sources. I would like to extend my appreciation to my family and Paul W. Klipsch, chief benefactors of the Graduate Student Scholarship that bears his name.

VITA

February 12th, 1976
$\begin{array}{ll}\text { May } 1994 & \text { High School Diploma awarded } \\ \text { Instituto Oriente Arboledas }\end{array}$

December 1999 B.S.E.E. awarded Tec de Monterrey,

May 2004

2003-2006

High School Diploma awarded
Instituto Oriente Arboledas Mexico City, Mexico

May 2000-May 2002 Software Lead Engineer, Delphi DELCO Cd. Juarez, Mexico
born Mexico City, Mexico
M.S.E.E. awarded New Mexico State University, Las Cruces, New Mexico

Teaching Assistant, Deptartment of ECE, NMSU

## Field of Study

Major Field: Electrical Engineering (Mixed-signal Micro-electronics)

ABSTRACT<br>QUIESCENT CURRENT CONTROL CIRCUIT FOR CLASS AB AMPLIFIERS<br>BY<br>IVAN R. PADILLA, M.S.E.E.<br>Doctor of Philosophy in Electrical Engineering<br>New Mexico State University<br>Las Cruces, New Mexico, 2007<br>Dr. Paul M. Furth, Chair

Among the several types of amplifiers in analog design, we find the Class AB amplifier. In this type of amplifier, the quiescent bias current in the output devices has a major impact in the power dissipation. Controlling the bias current represents a major limitation, as it depends on other characteristics in the circuit. The motivation of this dissertation is to develop a new technique to control the quiescent current in the output transistors. This technique consists in making a replica of part of the circuit and having it operate under static conditions to
obtain the desired quiescent current for the output transistors. This is achieved with few additional devices.

The implementation of this technique in several Class AB designs is discussed. Also the Class AB performance of the amplifiers and the accurate control of the current in the output stage is analyzed to validate the operation of the implementation of this technique. In addition, a comparison between the performance of these designs is analyzed when used in different practical systems. To test the performance we needed systems that represent a low-impedance or a highcapacitive load. For this purpose we used an R-2R Digital-to-Analog Converter, a charge redistribution Digital-to-Analog Converter and a headphone speaker.

Simulations and experimental results show that Class AB operation is achieved with accurate quiescent current control when this technique is implemented in three different designs. These designs include, a transconductance amplifier, a conventional opamp using a battery as a level shift in the output devices, and a conventional Class AB buffer without bias current control. The implementation of this technique shows that some designs enhance the slew rate in a factor 5 compared to the conventional two-stage amplifier. They also enhance dramatically the output impedance by a factor 16500 compared to the conventional amplifier.

Simulation and experimental results from prototypes fabricated in a CMOS $0.5 \mu \mathrm{~m}$ technology are provided to validate the performance of the proposed technique.

## TABLE OF CONTENTS

LIST OF TABLES ..... x
LIST OF FIGURES ..... xi
1 INTRODUCTION ..... 1
2 BACKGROUND ..... 7
2.1 CLASS A ..... 9
2.2 CLASS B ..... 12
2.3 CLASS AB ..... 15
2.4 CLASS C ..... 20
2.5 CLASS D ..... 23
2.6 OTHER CLASSES ..... 25
2.7 EFFICIENCY ..... 30
2.8 COMPARISON ..... 33
2.9 LITERATURE SURVEY OF OUTPUT STAGES ..... 33
3 OBJECTIVE ..... 45
4 CONTROL CIRCUIT IMPLEMENTED IN CLASS-AB OPERA-TIONAL AMPLIFIERS WITH 2 AND 3 AMPLIFYING STAGES47
5 CONTROL CIRCUIT IMPLEMENTED USING DUAL-POLARITYFLOATING BATTERY FOR CLASS AB OUTPUT STAGES65
6 CONTROL CIRCUIT IMPLEMENTED IN CLASS AB OUTPUT81
7 COMPARISON ..... 103
8 CONCLUSIONS ..... 118
APPENDIX A. ..... 152

REFERENCES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171

## LIST OF TABLES

2.1 Comparison of the types of amplifiers. ..... 34
4.1 Design Parameters of the Circuits in Fig. 4.3 ..... 53
5.1 Design Parameters. ..... 71
6.1 Design Parameters of circuits in Figs. 4.3|| ..... 88
7.1 Comparison of the Slew Rate of the amplifiers. ..... 111
7.2 Comparison of the settling time of the amplifiers. ..... 111
7.3 Comparison of the output impedance of the amplifiers. ..... 114
7.4 Comparison of the parameters of the amplifiers, where a) conventional opamp in Fig. 4.1, b) Class AB opamp using floating current sources in Fig. 2.31, c) 2-stage opamp in Fig. 4.3 and d) 3-stage opamp in Fig. 4.11 , e) battery in Fig. 5.3 , f) battery in Fig. 5.5 , g) Class AB buffer in Fig. 6.7 and h) Class AB buffer in Fig. 6.17.| 116
7.5 Comparison of the bias current in the output stage when a mismatch of $2 \%$ is introduced in the most critical transistor. . . . . . 117

## LIST OF FIGURES

2.1 Basic configuration of a Class A amplifier. ..... 10
2.2 Implementation of a Class A amplifier. ..... 11
2.3 DC transfer characteristic of the Class A amplifier. ..... 12
2.4 Operation of the Class A amplifier when a sinusoidal signal is ap- plied at the input. ..... 13
2.5 Basic configuration of a Class B amplifier buffer. ..... 14
2.6 a) Basic configuration of a push-pull Class $B$ amplifier and b) prac- ..... 5
2.7 DC transfer characteristic of the Class B amplifier. a) Output Voltage and b) currents through the amplifying devices. ..... 16
2.8 Operation of the Class B amplifier when a sinusoid signal is applied at the input. ..... 17
2.9 Basic configuration of a Class AB amplifier buffer. ..... 17
2.10 Implementation of a Class AB amplifier. ..... 18
2.11 DC transfer characteristic of the Class AB amplifier. a) Output ..... 19
2.12 Operation of the Class AB amplifier when a sinusoid signal is ap- ..... $\square$
2.13 Basic configuration of a Class C amplifier. ..... 21
2.14 Implementation of a Class C amplifier. ..... 22
2.15 Operation of a Class B amplifier. ..... 22
2.16 Basic configuration of a Class D amplifier. ..... 24
2.17 Voltage waveforms of a Class D amplifier. ..... 24
2.18 Basic configuration of a Class E amplifier. ..... 26
2.19 Basic configuration of a Class D amplifier. ..... 27
2.20 Basic configuration of a Class E amplifier. ..... 28
2.21 Basic configuration of a Class G amplifier. ..... 29
2.22 Basic configuration of a Class H amplifier. ..... 30
2.23 Class AB pseudo-differential-input differential-output amplifier |14|. ..... 35
2.24 Class AB two-stage opamp 1 ..... 37
2.25 SiGe BiCMOS Class F Power Amplifier for Bluetooth applica- tions [17]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
2.26 very low distortion class-F power amplifier for base stations of38
2.27 Pushpull Class-E series-parallel resonant power amplifier |19||. ..... 39
2.28 wide band Class E power amplifiers based on the synthesis of load40
2.29 Class E amplifier using high-voltage GaN HEMT transistors |21||. ..... 41
2.30 injection-locked Class-E power amplifier |22|| ..... 42
2.31 Class AB opamp using floating current sources. ..... 43
2.32 Operation of the circuit shown in Fig. 2.31||showing a) DC trans- fer characteristic, b) Class AB operation of the output stage, c) frequency response and d) transient analysis when using a square wave form of $1 V_{p p}$ at 1 MHz . ..... 44
3.1 Block diagram of the technique to control the quiescent bias current in the amplifier. ..... 46
4.1 Conventional 2-stage Operational Amplifier. ..... 49
4.2 Conventional Operational Transconductance Amplifier ..... 50
4.3 a) Proposed differential 2-stage Class-AB amplifier with b) quies- cent current control circuit. ..... 51
4.4 DC transfer characteristic and its derivative for the circuit in Fig. 4.3] ..... 54
4.5 Experimental results of the DC transfer characteristic of the circuit in Fig. 4.3.]. ..... 54

4.6 Currents in the output stage showing the Class-AB operation of
circuit in Fig. 4.3., ..... 56
4.7 Frequency response of the circuit in Fig. 4.3||. ..... 56

| 4.8 | a) Output voltage and b) output current of the circuit in Fig. $4.3 \mid$ |
| :--- | :--- | :--- | when performing a transient analysis using a $1 V_{p p}$ square wave at 5MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

4.9 Experimental results of the output voltage of the circuit in Fig. 4.3|| when performing a transient analysis using a $1 V_{p p}$ square wave at 500 kHz .
4.10 Microphotograph of the fabricated circuit in Fig. 4.3|| $220 \mu \mathrm{~m} \times 90 \mu \mathrm{~m} . \mid 58$
4.11 a) Proposed differential 3-stage Class-AB amplifier with b) quies-
4.12 DC transfer characteristic and its derivative of the circuit in Fig.
|4.117 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
4.13 Experimental results of the DC transfer characteristic of the circuit
in Fig. 4.11] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
4.14 Currents in the output stage showing the Class-AB operation of circuit in Fig. 4.11]. . . . . . . . . . . . . . . . . . . . . . . . . . . 61
4.15 Frequency response of the circuit in Fig. 4.11|| . . . . . . . . . . . 62
4.16 a) Output voltage and b) output current of the circuit in Fig. 4.11|| when performing a transient analysis using a $1 V_{p p}$ square wave at 5MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
4.17 Experimental results of the output voltage of the circuit in Fig. 4.11|when performing a transient analysis using a $1 V_{p p}$ square wave $\quad$ at 500 kHz
4.18 Microphotograph of the fabricated circuit in Fig. $4.3|280 \mu \mathrm{~m} \times 90 \mu \mathrm{~m}|$.
5.1 a) Conceptual circuit of a battery for Class AB operation, b) Positive battery, used when $V_{d d}>V_{S G P}+V_{G S N}$ and c) Negative battery used when $V_{d d}<V_{S G P}+V_{G S N .} . . . . . . . . . . . . . . . .$.
5.2 a) and b) implementation of circuits in Figs. $5.1 \mid(\mathrm{a})$ and (b), respectively.
5.3 Proposed circuit using a combination of circuits in Figs. 5.2|(a) and
(b). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
5.4 DC transfer characteristic of circuit in Fig. 5.3||showing a) voltages $V_{G S N}$ and $V_{S G P}$, and currents b) I+, c) IR and d) I-. . . . . . . . 71
5.5 Proposed circuit using a combination of circuits in Fig. 5.2 (a) and (b) and eliminating the diode connection in the third stage. . . . . 73
5.6 DC transfer characteristic of circuit in Fig. [5.5|showing a) voltages $V_{G S N}$ and $V_{G S P}$, and currents b) I+, c) IR and d) I-. . . . . . . . 74

5.7 Comparison of the DC transfer characteristic of the proposed cir| cuits, showing a) the voltages and b) currents of circuit in Fig. |
| :--- |
| and c) voltages and d) currents of circuit in Fig. |

5.8 Experimental results of the DC transfer characteristic of circuits in

| 5.9 | Microphotograph of the fabricated circuit in Fig. | $5.3 \mid$ | $120 \mu \mathrm{~m} x$ |
| :---: | :---: | :---: | :---: |
| $133 \mu \mathrm{~m}$ | x . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 |  |  |

5.10 Microphotograph of the fabricated circuit in Fig. 5 5.5. $120 \mu \mathrm{~m} \mathrm{x}$

5.11 Transient analysis of circuit in Fig. [5.3|using a square input signal of 200 mV at 100 kHz and voltages at nodes $a$ and b. . . . . . . . . 77
5.12 Transient analysis of circuit in Fig. [5.5|using a square input signal of 200 mV at 100 kHz and voltages at nodes $a$ and $b$. . . . . . . . . 78
5.13 a) A Conventional 2-stage CMOS amplifier with b) the level-shift $\quad$ ( 78
5.14 Class AB operation of circuit in Fig. |5.13||when using a) the battery
5.15 Transient analysis of circuit in Fig. 5.13|| when using a) the battery in Fig. 5.3 and b) the battery in Fig. 5.5.| . . . . . . . . . . . . . 79
6.1 Class-AB output buffer with complementary common-source transistors in the output stage. . . . . . . . . . . . . . . . . . . . . . . 82

6.2 DC operation of the circuit in Fig. 6.1||showing a) DC voltages as | the voltage rails increase and b) currents in the output transistors. | 83 |
| :--- | :--- | :--- |

6.3 Diagram of the Class-AB output buffer with the implementation of batteries to control the static current in the output transistors. . . 84
6.4 Block diagram of the implementation of the Class-AB output buffer and the batteries. . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
6.5 Error Amplifier with a differential pair for the input signal and a differential pair for a voltage level shift. . . . . . . . . . . . . . . . 86
6.6 DC transconductance of amplifier in Fig. 66.5|| as five different values of voltage level shift are applied to inputs $V_{\text {ctrl }+}$ and $V_{\text {ctrl-. }} . . . . .86$
6.7 a) Class-AB output buffer with accurate current control and b) Control Circuit.87

| 6.8 | DC operation of the circuit in Fig. | $6.7 \mid$ | showing a) DC voltages as |
| :--- | :--- | :--- | :--- |


6.10 Experimental results of the DC transfer characteristic of the circuit in Fig. [6.7] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89
6.11 DC transfer characteristic of the circuit in Fig. $6.7 \mid$ and its derivative. 90
6.12 Frequency response of the circuit in Fig. $6.7 \mid$. . . . . . . . . . . . . 91

| 6.13 Output a) voltage and b) current of the circuit in Fig. | 6.7 | when |
| :--- | :--- | :--- |


6.14 Experimental results of the output voltage of the circuit in Fig. $6.7 \mid$ when performing a transient analysis using a $1 V_{p p}$ at 500 kHz . . . . 92
6.15 Microphotograph of the fabricated circuit in Fig. $6.7 \mid 396 \mu \mathrm{~m} x$ $174 \mu \mathrm{~m}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
6.16 Conceptual circuit of the proposed output buffer with $I_{Q}$ Control
Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
6.17 a) Proposed Class-AB output buffer and b) CMFB as the Control Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95

| 6.18 DC operation of the circuit in Fig. | $6.17 \mid$ showing a) DC voltages as |  |
| :---: | :---: | :---: |
| the voltage rails increase and b) currents in the output transistors. | 97 |  |

6.19 DC transfer characterisitc and its derivative of circuit in Fig. $6.17|\mid \quad 98$
6.20 Experimental results of the DC operation of the circuit in Fig. 6.17|| 98
6.21 Currents in the output stage showing the Class AB operation of circuit in Fig. 6.17, . . . . . . . . . . . . . . . . . . . . . . . . . . 100
6.22 Frequency response of the circuit in Fig. 6.17|| . . . . . . . . . . . 100
6.23 a) Output voltage and b) output current of the circuit in Fig. 6.17| when performing a transient analysis using a $1 V_{p p}$ at $5 \mathrm{MHz} . ~ . ~ . ~ . ~ 101 ~$
6.24 Experimental results of the output voltage of the circuit in Fig. 6.17 when performing a transient analysis using a $1 V_{p p}$ at 500 kHz . 101
6.25 Microphotograph of the fabricated circuit in Fig. $6.17 \mid 230 \mu \mathrm{~m} \mathrm{x}$ $138 \mu \mathrm{~m} . \mathrm{F} .$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
7.1 R-2R Digital-to-Analog Converter. . . . . . . . . . . . . . . . . . 104
7.2 R-2R Digital-to-Analog Converter using a) the common 2-stage opamp in Fig. 4.1 and b) the Class AB opamp with floating current sources in Fig. [2.31] . . . . . . . . . . . . . . . . . . . . . . . . . 105

| 7.3 | R-2R Digital-to-Analog Converter using the opamps a) in Fig. | 4.3 |  |
| :--- | :--- | :--- | :--- | and b) in Fig. 4.11.] . . . . . . . . . . . . . . . . . . . . . . . . . . 105

7.4 $\quad$ R-2R Digital-to-Analog Converter with an opamp using the floating batteries a) in Fig. 5.3. and b) in Fig. 5.5 . . . . . . . . . . . . . 106
7.5 R-2R Digital-to-Analog Converter using buffers a) in Fig. 6.7| and b) in Fig. 6.17.] . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
7.6 Charge redistribution Digital-to-Analog Converter. . . . . . . . . 107
7.7 Charge redistribution Digital-to-Analog Converter using a) the common 2-stage opamp in Fig. 4.1 and b) the Class AB opamp with floating current sources in Fig. [2.31] . . . . . . . . . . . . . . . . 108
7.8 Charge redistribution Digital-to-Analog Converter using the opamps a) in Fig. 4.3 and b) in Fig. 4.11.] . . . . . . . . . . . . . . . . . . 108
7.9 Charge redistribution Digital-to-Analog Converter with an opamp using the floating batteries a) in Fig. [5.3|, and b) in Fig. [5.5]] . . . 109
7.10 Charge redistribution Digital-to-Analog Converter using buffers a)
in Fig. 6.7 and b) in Fig. 6.17.|. . . . . . . . . . . . . . . . . . . . 109
7.11 Slew rate of amplifier in a) Fig. 4.1|| b) Fig. 2.31, c) Fig. 4.3 , d) Fig. 4.11 , e) Fig. 5.3 , f) Fig. 5.5 , g) Fig. $6.7 \mid$ and h) Fig. 6.17 with an input signal of 500 MHz . A DC voltage offset was added intentionally. ..... 110
7.12 Amplifier driving a resistive load. ..... 113
7.13 Response to resistive load of amplifier in a) Fig. 4.1|| b) Fig. 2.31,c) Fig. 4.3, d) Fig. 4.11, e) Fig. 5.3, f) Fig. 5.5, g) Fig. 6.7 and h)Fig. 6.17, A time delay was added intentionally. . . . . . . . . . . 113
A. 1 Common Source configuration. ..... 152
A. 2 Small signal model of the Common Source. ..... 153
A. 3 Common Drain configuration. ..... 154
A. 4 Small signal model of the Common Drain. ..... 154
A. 5 Cascode amplifier. ..... 156
A. 6 Cascode amplifier using a testing voltage source for analysis. ..... 156
A. 7 Small signal model of circuit in Figure A.6. ..... 157
A. 8 Cascode amplifier and effect in output impedance when having one, two and three transistors in series. ..... 158
A. 9 Behavior of circuit in Figure A. 8 with one, two and three transistors in series. ..... 159
A. 10 NMOS transistor as diode connected. ..... 160
A. 11 Small signal model of the diode connected transistor. ..... 160
A. 12 Conventional two-stage amplifier. ..... 161
A. 13 a)Magnitude and b)phase of the output of a two-stage amplifier as the dominant pole is moved towards the origin. ..... 162
A. 14 Two-stage amplifier with Miller compensation network. ..... 163
A. 15 Pole-splitting effect of the two-stage amplifier. ..... 163
A. 16 Pole-zero effect of the two-stage amplifier seen in the magnitude-phase plot, showing a) $\left.A_{v}^{\text {tot }}, ~ b\right) ~ A_{v_{1}}$, c) $A_{v_{2}}$ and d)phase. . . . . . . . 164

$$
\text { A. } 17 \text { Three-stage amplifier with Miller compensation network. . . . . . } 166
$$

A. 18 Pole-splitting effect of the three-stage amplifier. . . . . . . . . . . 167
A. 19 Pole-zero effect of the three-stage amplifier seen in the magnitude-
phase plot, showing a) $A_{v}$, b) $A_{v_{1}}$, c) $A_{v_{2}}$, d) $A_{v_{3}}$ and e)phase. . . . . 167
xviii

## 1 INTRODUCTION

Circuit design has evolved very rapidly with technology in the past few decades. This evolution includes every branch of the electronics field. In the digital field, this evolution includes Digital Signal Processing (DSP), data compression for audio and video to achieve faster and more accurate processing of information, as well as higher integration of peripherals for embedded systems. The analog domain has evolved to achieve higher linearity and higher frequency of operation in filters, and reduced power consumption and voltage supply in power amplifiers.

Downscaling of CMOS processes has forced analog circuits to operate with continuously decreasing supply voltages and power consumption. On the other hand, in order to be compatible with higher speed digital circuits, analog circuits need to have better performance, in particular higher speed, wider input range and greater linearity. Many approaches have been developed to achieve these goals in op-amps and operational transconductance amplifiers (OTA) such as complementary differential pairs, folding transistors, floating gates and current-mode processing.

Another major concern for the analog designer is to develop circuits with lower power dissipation which helps to extend the battery life for consumer electronics. It is also an important requisite in implantable medical devices. Several schemes have been reported to reduce supply voltage requirements of a circuit,
such as operating CMOS transistors in the triode mode or the subthreshold region, applying floating gate techniques, applying bulk-driven techniques, using self-cascode techniques and processing signals in the current domain.

Opamps are one of the most popular basic cells in analog design. They are used in many applications, such as Digital-to-Analog converters and RF receivers and transmitters. Yet there is another type of amplifier which is becoming more popular: the transconductance amplifier, which gets its name by the ratio of its output current to input voltage. Some authors refer to them as Operational Transconductance Amplifiers (OTAs). These amplifiers, accompanied by current mirrors, have become equally important cells for integrated analog design. Several applications of the OTA require low-voltage operation, highly-linear transconductance and high input range, as they are used in open-loop structures with large differential input signals.

Many variations of output stages used in opamps and OTA's have been reported in the past. In these types of amplifiers authors address problems, such as lowering the impedance at the output node in order to drive high capacitive or low resistive loads, decreasing the power consumption to increase the efficiency, reducing the effect of channel length modulation and/or increasing the open-loop gain, among others. The intention of output stages is to use them as buffers in order to drive high capacitive or low resistive loads without causing distortion in the processing of a signal from previous stages.

Chapter 2 describes the design and operation of some of the output stages that have been developed in the past, as well as their advantages and disadvantages. Also, a comparison between the attributes of these amplifiers is provided. Certain characteristics are highlighted, such as the extremely high efficiency of the Class D amplifier and the very low distortion of the Class A amplifier.

Among these types of amplifiers we find the Class AB amplifier, described in Section 2.3, which has the capability to sink and source large currents at the output node. This type of amplifier offers a very high and symmetrical slew rate. An important challenge of the Class AB amplifier is the biasing of the output stage, usually composed of a PMOS sourcing device and an NMOS sinking device. Typically, setting the static current through the output devices becomes problematic as it depends on other characteristics of the circuit, such as the sizing of the transistors, or the value of the supply voltages.

Chapter 3 explains how this dissertation is focused on developing a technique to control the current of the output devices under static conditions. This technique consists in making a replica of part of the circuit, and having it operate under the desired bias conditions so as to obtain the proper state for the output devices. Although the principle of this technique is the same, the implementation varies for different designs.

Chapter 4 describes the utilization of the biasing technique described in Chapter 3 to implement a control circuit on a two-stage opamp to achieve Class

AB operation in the output stage. In addition, a three-stage opamp with the same quiescent current control technique is presented that achieves a better performance and higher speed.

Chapter 5 explains the technique discussed in Chapter 3 to implement Class AB operation in a two-stage amplifier using a dual-polarity battery, which can adapt to positive and negative values. Positive values accommodate large power supply voltages, whereas negative values are needed for low power supply voltages. Also, the control circuit to maintain constant power dissipation, regardless of the variations in the power supply, is studied.

Chapter 6 describes the implementation of the technique described in Chapter 3 to a Class AB output buffer which consists of two opamps and two complementary common-source transistors. The implementation is based on sensing the current in the output devices and comparing it against a bias current. Two approaches are discussed.

Chapter 7 describes a comparison between all the circuits where this technique was applied. Class AB amplifiers are used due to their capability to provide current when driving a low-resistive or a high capacitive load. Therefore, to test the amplifiers we used an R-2R Digital-to-Analog Converter, a charge redistribution Digital-to-Analog Converter and a headphone speaker. The three-stage amplifiers enhance the performance of the slew rate by a factor 5 , whereas the output impedance is enhanced by a factor 165,000 , compared to the conventional
amplifier. The two-stage amplifiers enhance the performance of the slew rate by a factor 2 , whereas the output impedance is enhanced by a factor 350 , compared to the conventional amplifier. A more detailed comparison is discussed in this chapter.

We conclude in Chapter 8 by summarizing the advantages of the proposed circuits and the performance achieved in simulation and experimental results. This chapter also discusses some future work in low-voltage, low-power applications of these cells.

A list of papers based on this dissertation is given below

1. S. Gupta, I. R. Padilla, J. Ramirez-Angulo, A. Torralba and M. Jimenez, "Comparison of Conventional and New Flipped Voltage Follower Structures," Proc. IEEE Midwest Symposiumon Circuits and Systems, Cincinnati, OH August 21-23 2005.
2. "Low Voltage Rail-to-Rail Operational Amplifier Based on Flipped Voltage Followers," Ivan Padilla, Jaime Ramirez-Angulo, Ramon Carvajal, Antonio Lopez-Martin and Ramon G. Carvajal, Proc. IEEE Midwest Symposium on Circuits and Systems, Cincinnati, OH August 21-23 2005.
3. "New Rail-to-Rail Input Stage With Reduced Supply Requirements," Ivan Padilla, Jaime Ramirez-Angulo, Ramon G. Carvajal, Antonio Lopez-Martin. Proc. XX Conference on Design of Circuits and Integrated Systems DCIS 2005, November 18-21, 2005, Lisboa, Portugal.
4. I. Padilla-Cantoya, J. Ramrez-Angulo, A. J. Lopez-Martin, and R. G. Carvajal, "Rail-to-Rail Input Stage in Moderate Inversion with Reduced Supply Requirements, High CMRR and Small gm Variations," Proc. IEEE Transactions on Circuits and Systems I, (under review), submitted February 102006 .
5. I. Padilla-Cantoya, J. Ramrez-Angulo, A. J. Lopez-Martin, and R. G. Carvajal, "Compact Implementation of Linear Weighted CMOS Transconductance Adder Based on the Flipped Voltage Follower," Journal of Analog Integrated Circuits and Signal Processing, (under review).
6. Ivan Padilla, Jaime Ramirez-Angulo, Ramon Carvajal, and Antonio LopezMartin, "Compact Implementation of Linear Weighted CMOS Transconductance Adder Based on the Flipped Voltage Follower," Proc. IEEE International Symposium on Circuits and Systems, May 21-24 2006, Kos, Greece.
7. Ivan Padilla, Jaime Ramirez-Angulo, "Highly Linear V/I Converter with Programmable Current Mirrors," Proc. IEEE International Symposium on Circuits and Systems, May 27-30 2007 New Orleans, USA, (accepted for presentation.)

## 2 BACKGROUND

This chapter gives a description of the different types of amplifiers that have been developed, including the classification depending on the common terminal. It also includes a description of power amplifiers, definition of conduction angle and implementations of the various types of amplifiers.

An important term in the classification of amplifiers is the "common" terminal. An amplifier stage is described by the terminal of the active device that is connected to signal ground. Signal ground is either the actual ground terminal, or one of the voltage rails. Some examples are common emitter or commondrain. Note that these names also reflect the type of active device used in the amplifier [1, 2, 3]. For instance, common-emitter refers to an amplifier with a bipolar transistor as the active device, while a common-drain amplifier uses a MOSFET [1]. Many designs have been developed for almost any terminal of any active device connected to signal ground. Each of these offer different characteristics that are appropriate for the application in which they are being used.

Amplifiers can be designed to magnify voltage (voltage amplifier), current (voltage buffer), or both (power amplifier), of a given input signal. Amplifiers can operate having a single supply ( $V_{d d}$ and Gnd) or double-sided or balanced supplies ( $V_{d d}$ and $V_{s s}$ and Gnd) [3].

The "biasing" of a circuit is the method by which the active devices are set up to operate under static conditions. Typically, the DC value of the output signal is set to the midpoint between the power rails. Many approaches in amplifier design include symmetry so as to match device parameters. Class A amplifiers usually use only one device for the amplification stage. If the design includes both positive and negative rails, two devices may be included. Class C amplifiers, by definition, use a single polarity supply.

Amplifiers are often designed to have multiple stages connected in series to increase the overall gain. Some designs include stages of different types to obtain the advantages of each stage.

The letter assigned to each of the types of amplifiers is related to its design. The various designs are distinguished according to the relationship between the input and output signals, as well as the relative amount of time the amplifying device is used to conduct. This time is measured in degrees of duration of a sine wave test signal applied to the input of the amplifier, where 360 degrees represents one full cycle. This is known as the conduction angle [4,5,6], and it is defined for each of the amplifiers presented in this document in the following sections. The efficiency of the amplifier has a strong correlation to its conduction angle. Section 2.7 is dedicated to describe how to obtain the efficiency of the amplifiers based on the conduction angle.

Amplifiers can be implemented using transistors of various types such as Bipolar Junction Transistors (BJT) and Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFET), among others [1]. When a signal is applied to the input terminal of an active device (base or gate), this causes a proportional output current to flow through the output terminal. This output current is obtained from the power supply. A very commonly used type of amplifier is the common emitter (BJT) or the common source (MOSFET) which amplifies and inverts the input signal. If the amplifying device is linear, then the output is an accurate copy of the input signal. In practice, transistors are non-linear active devices. These non-linearities lead to distortion in the output signal.

### 2.1 CLASS A

Fig. 2.1 shows the basic configuration of a Class A amplifier [1, 4.7. These circuits amplify the entire cycle of the input signal, so as to have a replicated version at the output multiplied by a scaling factor; therefore, the conduction cycle of this amplifier is $360^{\circ}$. This type of amplifier is very common for smallinput signal applications. The efficiency is poor, it has a theoretical efficiency of $50 \%$ [7], but for small input signals the power consumption is extremely small. Therefore, their use is permitted in some designs. If the application requires an output with high voltage or current the Class A amplifier becomes problematic. This amplifier is designed in such a way that it operates over the most linear
region of its operational range. The main reason for the inefficiency of the Class A amplifier is due to de fact that the amplifying device is conducting all the time, even if there is no input signal.


Figure 2.1: Basic configuration of a Class A amplifier.

For this reason, if a Class A amplifier is required to deliver a high current or voltage, the power consumption becomes significant. In the best case it consumes at least the same power that is being delivered to the output. This represents a drawback as the minimum power supply requirements might increase and even a large amount of heat might be generated. Class A amplifiers were common in audio applications as they offer high linearity over the operational range. Currently, they being replaced due to their large power consumption.

Fig. 2.2 shows a practical implementation of a Class A amplifier and Fig. 2.3 shows the transfer characteristic of the Class A amplifier. Observe that the positive value of the output voltage saturates at $I_{M P} R_{L}$, as the maximum
current delivered by Mp is $I_{\text {Bias }}$ and is constant. Here we are assuming that $R_{L} \cdot I_{\text {Bias }}<V_{d d}-V_{D S M p}^{\text {sat }}$. This represents an important limitation for some applications, as it introduces distortion in the upper half of an input signal. The graphic of the output current is a replica of the transfer characteristic in Fig. 2.3 scaled by a factor $R_{L}$. Fig. 2.4 shows its operation when a sinusoid signal is applied at the input.


Figure 2.2: Implementation of a Class A amplifier.

An optimal amplifier design can avoid the presence of harmonic frequencies. The use of valves, of vacuum tubes, offer a higher fidelity and are still used these days, even if the cost of implementation is high. However, the use of transistors has become very popular due to cost reduction. MOSFET's have similar characteristics to valves. For this reason, they are often used in high quality amplifiers, rather than bipolar transistors.


Figure 2.3: DC transfer characteristic of the Class A amplifier.

As transistors become cheaper, the complexity of the design of the amplifiers increases, so as to offer greater efficiency. A very common application for the Class A amplifier is the differential pair [1], which is exceptionally linear. It has another very attractive characteristic, which is its common mode rejection ratio [1]. The differential pair is the core of many more complex circuits, including Operational Amplifiers (opamps), and Operational Transconductance Amplifiers (OTA).

### 2.2 CLASS B

Fig. 2.5 shows the basic configuration of a Class B amplifier [1,8]. These amplifiers only amplify during half of the cycle of the input signal. Therefore, it has a conduction angle that is less than or equal to $180^{\circ}$. This leads to consid-


Figure 2.4: Operation of the Class A amplifier when a sinusoidal signal is applied at the input.
erable distortion, but their efficiency is greatly improved compared to the Class A amplifier. This is due to the fact that the amplifying device does not conduct half of one cycle of the input signal. Therefore, it does not consume power during that time. This amplifier has a theoretical efficiency of $78.5 \%$ [4, 7, 8].

A single Class B device is not very common, although it is useful for some applications where the distortion is not important, such as RF power amplifiers. A practical design using Class B amplifiers is the complementary pair, also known as a "push-pull" amplifier as shown in Fig. 2.6(a). In this design, each one of the devices is used to amplify one half of the input signal.

Fig. 2.6(b) shows a practical implementation of a Class B amplifier driving a load. Fig. 2.7(a) shows the transfer characteristic of the Class B amplifier and


Figure 2.5: Basic configuration of a Class B amplifier buffer.

Fig. 2.7(b) the current through transistors Mp and Mn. This structure enhances the efficiency substantially, although it presents a drawback. Observe from Fig. 2.5 (b) there is a small region where both devices do not conduct, centered around the midpoint of the operational range. This results in a null output voltage in Fig. 2.5(a). This dead band is known as crossover distortion.

Fig. 2.8 shows its operation when a sinusoid signal is applied at the input. A versatile solution to this constrain is to bias both devices to conduct all the time, even when an input signal is not present, rather than let the device turn off when they are not in use. This operation is called Class $A B$, and is discussed in the next section.


Figure 2.6: a) Basic configuration of a push-pull Class B amplifier and b) practical implementation driving a load.

### 2.3 CLASS AB

As mentioned in the previous section, the Class AB amplifier is designed to bias two Class-B amplifying devices on all the time, rather than off when they are not in use. Fig. 2.9. shows the basic configuration of a Class AB amplifier [1,2,4,9]. Each of the transistors has a conducting cycle between 180 and $360^{\circ}$. We should mention that the efficiency of a Class AB is greater than a Class A , but it is less than a Class B.

Fig. 2.10 shows a practical implementation of a Class AB amplifier. Fig. 2.11(a) shows the transfer characteristic of the Class B amplifier and Fig. 2.11(b) shows the currents through transistors Mp and Mn . Note that the voltages $V_{b a t}$ are included in the design, so as to overlap the conduction region of operation of


Figure 2.7: DC transfer characteristic of the Class B amplifier. a) Output Voltage and b) currents through the amplifying devices.


Figure 2.8: Operation of the Class B amplifier when a sinusoid signal is applied at the input.


Figure 2.9: Basic configuration of a Class AB amplifier buffer.
both transistors and eliminate the dead band region. Here, each device operates in a non-linear region; it is only linear over one half of the waveform, but still conducts a small amount in the other half. This amplifier behaves as a Class A amplifier in the region where both transistors are on, but beyond that point only one device remains in its linear region and the device turns off. The result is that when the transfer characteristic of the two transistors is combined, the crossover is greatly minimized. Fig. 2.12 shows its operation when a sinusoidal signal is applied at the input.


Figure 2.10: Implementation of a Class AB amplifier.

Class AB push-pull circuits are the most common type of amplifiers used in audio power amplifiers. This type of amplifier is preferred for audio amplifiers, since often the music is quiet enough that the signal stays in the Class A region, where it is reproduced with good fidelity. If it goes beyond this region, the dis-

b)

Figure 2.11: DC transfer characteristic of the Class AB amplifier. a) Output Voltage and b) currents through the amplifying devices.
tortion when operated in Class B operation is relatively small. These amplifiers are also used for RF linear amplifiers.


Figure 2.12: Operation of the Class AB amplifier when a sinusoid signal is applied at the input.

### 2.4 CLASS C

In Class C amplifiers, the amplifying device is deliberately not operated linearly. Instead, it is operated as a switch in order to reduce resistance loss. The conduction angle of this amplifier is usually made as short as possible, generally less than $180^{\circ}$. A typical Class C amplifier and operation is illustrated in Fig. 2.13 4, 10.

Fig. 2.14 shows the implementation of the basic Class C amplifier and Fig. 2.15 shows the input and output voltage waveforms. From the schematic


Figure 2.13: Basic configuration of a Class C amplifier.
one can see that the drain terminal of the transistor is connected to the positive power supply through an inductor L , and it is also connected to the load $R_{L}$ through a capacitor C. This capacitor is used to remove the DC voltage. When the transistor is conducting, behaving as a closed switch, current starts flowing through the inductor $L$ into the transistor. A magnetic field builds up in the inductor L depending on the magnitude of the current. At the same time the capacitor C delivers charge to the load $R_{L}$, generating a current also through the transistor. When the transistor is off, behaving as an open switch, the magnetic field in the inductor, which was built up during the previous state, generates a current that flows through the capacitor into the load.

Class C amplifiers amplify less than half of a cycle of the input signal and the distortion they present is high, although they can achieve a theoretical efficiency of $90 \%$ [10. Some applications tolerate such high distortion, such as power


Figure 2.14: Implementation of a Class C amplifier.
megaphones and RF transmitters, where other methods are applied afterwards to decrease the distortion. Such is the case when using tuned loads instead of the capacitor C in Fig. 2.14. The input signal is used to switch the amplifier on and off and generate pulses of current in the tuned load. Thus, it will resonate only at particular frequencies, eliminating undesired signals. Therefore, the desired frequency can be generated by the tuned load.


Figure 2.15: Operation of a Class B amplifier.

### 2.5 CLASS D

Class D amplifiers are power amplifiers where all the power devices are either on or off [4,11]. Applications of Class D amplifiers are pulse generators and low-power audio amplifiers. The purpose of this type of amplifier is to reproduce signals with a bandwidth much lower than the switching frequency. They use Pulse Width Modulation (PWM), Pulse Density Modulation (PDM) (also known as Pulse Frequency Modulation), or a more advanced form of modulation, such as Sigma Delta modulation.

Fig. 2.16 shows the basic configuration of a Class D amplifier [11]. The operation of these amplifiers is as follows. The input signal is converted into a sequence of pulses, where the averaged value of the pulses is directly proportional to the amplitude of the input signal at that time, as illustrated in Fig. 2.17. The frequency of the pulses is typically ten or more times the highest frequency of the input signal. Usually the output includes undesired harmonics, which can be removed with a passive filter.

The main advantage of Class D amplifiers is their power efficiency. The output pulses have a fixed amplitude, and the switching devices are either on or off most of the time. The only time they are conducting is when they transition between one state and another. In this case the power dissipation is the product of the voltage and current being delivered to the output, which depends on the capacitive or resistive load. But the transition usually occurs in a very short inter-


Figure 2.16: Basic configuration of a Class D amplifier.
val; therefore the power dissipation is reduced dramatically. Other characteristics of the Class D amplifier is its capacity to drive a large capacitive or low resistive load. In this case, slew rate plays an important role in the speed and efficiency.


Figure 2.17: Voltage waveforms of a Class D amplifier.

Class D amplifiers can be controlled by either analog or digital circuits. A drawback of a digital controller is that it presents additional distortion called
"quantization error" caused by the conversion of the input signal to a digital value. These amplifiers were very common to control small DC motors, such as the popular "stepper motors." They are now also used in low-power audio amplifiers, where additional circuitry is needed to convert the analog signal into a much higher frequency pulse width modulated signal. These amplifiers obtain efficiencies between 80 and $95 \%$. Although Class D amplifiers offer a very high efficiency, an important limitation is the Power Supply Rejection Ratio. As the output devices are either on or off, and the voltage delivered to the output is one of the supply voltages, noise in the power supply is reflected at the output.

As a note, sometimes the letter D used to designate this type of amplifier is misinterpreted. It is just the next letter after C ; it does not stand for digital.

### 2.6 OTHER CLASSES

The Class E amplifier is a switching power amplifier with very high efficiency. These amplifiers have gained acceptance since their introduction, due to their simplicity, high efficiency, easy design and tolerance to circuit variations. Typically it is used at such high frequencies that the switching time becomes comparable to duty cycle time . Fig. 2.18 illustrates the most common Class E configuration 12, 13. Observe that the drain terminal of the transistor is connected to the load $R_{L}$ through an LC circuit composed by the capacitor $C_{1}$ and
the inductor $L_{1}$ in series. It is also connected to the power supply $V_{d d}$ through the inductor $L_{2}$ and to ground through the capacitor $C_{2}$.


Figure 2.18: Basic configuration of a Class E amplifier.

In this design the transistor acts as a switch, rather than as an amplifier. When the transistor is on (switch is closed), the voltage of the drain terminal is close to zero, and current flows through the series $L_{1} C_{1}$-circuit into the transistor; also, some current begins to flow to the parallel $L_{2} C_{2}$-circuit to ground. When the transistor is off (switch is open), the current through the transistor is zero, but a voltage in the drain can exist. In this situation the series $L_{1} C_{1}$-circuit swings back and compensates for the current in the parallel $L_{2} C_{2}$-circuit. The entire circuit performs a damped oscillation. Note that the damping by the load is adjusted so that some time later the energy from the inductors goes into the load. But the energy in both capacitors peaks at the original value to restore the original voltage, so that the voltage across the transistor is zero and it can be switched on again.

Typical drain voltage and current waveforms are shown in Fig. 2.19. Observe that simultaneous nonzero voltage and current is avoided, eliminating transistor power losses when the transistor is either completely open or close. Capacitor $C_{2}$ acts to hold the drain voltage $V_{D}$ at 0 V during the on-to-off transition, to avoid power losses during the switching period.


Figure 2.19: Basic configuration of a Class D amplifier.

The Class F amplifier is also a switching power amplifier, similar to the Class E amplifier. The Class F amplifiers uses an output filter to control the harmonic content of the drain voltage and the drain current waveforms of the transistor, thereby shaping them to reduce power dissipation in the transistor and, thus, to increase efficiency. Fig. 2.20 illustrates the most common Class F
configuration [4]. From the schematic, it is noticed that the output voltage $V_{o}$ is a square waveform, while the drain current $I_{D}$ is a half-rectified sinusoid. There is no overlapping between the output voltage and the current waveform, which leads to a maximum achievable power efficiency of $100 \%$ under ideal conditions. To accomplish this, the transistor has a bias point at the cutoff region of the switching operation. Also, from Fourier analysis, the voltage square waveform only has the fundamental and odd harmonics [13]. Therefore, the transistor behaves as an open switch at even harmonics and as a closed switch at odd harmonics.


Figure 2.20: Basic configuration of a Class E amplifier.

Class G amplifiers are a more efficient version of class AB amplifiers, which are driven by a multi-rail power supplies to decrease power consumption and increase efficiency. This amplifier has several power rails at different voltages. The operation of a Class G amplifier is illustrated in Fig. 2.21 [6]. Observe that the
amplifier switches between rails as the output signal approaches the corresponding rail. Thus the amplifier increases the efficiency by reducing the "wasted" power at the output transistors. Note that this case has two values for each power supply, although in some designs the amplifier includes more than two values.


Figure 2.21: Basic configuration of a Class G amplifier.

A Class H amplifier is a more complex version of the Class G amplifier, in which the rail voltage is modulated by the input signal. The operation is illustrated in Fig 2.22 [13]. This is done by modulating the supply rails so that the rails are only a few volts larger than the output signal at any given time, keeping the voltage across the transistors small and the output transistors cool. The output stage operates at its maximum efficiency all the time. Switched mode power supplies can be used to create the tracking rails. The efficiency is considerably increased and it reduces THD performance, but it has the limitation that a complicated power supply design is required.


Figure 2.22: Basic configuration of a Class H amplifier.

### 2.7 EFFICIENCY

An amplifier's efficiency is a measure of its ability to convert the dc power of the supply into signal power delivered to the load. The definition of efficiency can be represented in an equation form as

$$
\begin{equation*}
\eta=\frac{\text { Signal power delivered to load }}{\text { DC power supplied to output stage }} \tag{2.1}
\end{equation*}
$$

For an ideal amplifier, the efficiency is one. Thus, the power delivered to the load is equal to the power taken from the DC supply. In this case, no power would be consumed by the amplifier. In reality, this is not possible, especially in high frequency RF circuits. In many high frequency systems, the output stage and driver stage of an amplifier consume power in the amplification process.

The output power level is an important aspect in evaluating the power amplifier. The output power capability factor, $P_{\max }$, is the output power that would be produced with stresses of 1 Volt and 1 Amp on the drain of the amplifying
transistor. Multiplication of $P_{\max }$ by the drain voltage and current ratings of a real device produces the maximum output power available from that device, given by the expression

$$
\begin{equation*}
P_{\max }=\frac{\text { Maximum output power }}{\text { Peak drain voltage } \cdot \text { Peak drain current }} \tag{2.2}
\end{equation*}
$$

The amplifiers previously described have been classified according to their circuit configuration and methods of operation. These classes range from entirely linear with low efficiency to entirely non-linear with high efficiency. Amplifiers Classes $\mathrm{A}, \mathrm{AB}, \mathrm{B}$, and C can be defined in terms of the conduction angle Y as follows:

$$
\begin{align*}
\text { Class } A & \Rightarrow y=\pi  \tag{2.3}\\
\text { Class } B & \Rightarrow y=\frac{\pi}{2}  \tag{2.4}\\
\text { Class } A B & \Rightarrow \frac{\pi}{2}<y<\pi  \tag{2.5}\\
\text { Class } C & \Rightarrow y<\frac{\pi}{2} \tag{2.6}
\end{align*}
$$

The conduction angle is defined as

$$
\begin{equation*}
Y=\arccos \left(-\frac{I_{D}^{Q}}{I_{V_{d d}}}\right) \tag{2.7}
\end{equation*}
$$

The current through the load is

$$
\begin{align*}
I_{R_{L}} & =\frac{1}{2 \pi} \int_{0}^{2 \pi} i_{D}(\Theta) \cdot d \Theta=\frac{1}{\pi}\left(y \cdot I_{D}^{Q}-I_{V_{d d}} \cdot \sin (y)\right) \\
& =\frac{I_{V_{d d}}}{\pi}(\sin (y)-y \cdot \cos (y)) \tag{2.8}
\end{align*}
$$

Also, the output voltage, $V_{o}$, can be obtained in terms of Y as

$$
\begin{align*}
V_{o} & =\frac{1}{2 \pi} \int_{0}^{2 \pi} i_{D}(\Theta) \cdot R \cdot d \Theta \\
& =\frac{R}{2 \pi}\left(4 I_{D}^{Q} \cdot \sin (y)+2 I_{V_{d d}} \cdot y+I_{V_{d d}} \cdot \sin (2 y)\right) \\
& =\frac{I_{V_{d d}} \cdot R}{2 \pi}(2 y-\sin (2 y)) \tag{2.9}
\end{align*}
$$

The output power delivered to the load is

$$
\begin{equation*}
P_{o}=\frac{V_{o}^{2}}{R} \tag{2.10}
\end{equation*}
$$

The power delivered by the supply is

$$
\begin{equation*}
P_{d c}=\left(V_{d d}-V_{s s}\right) \cdot I_{V_{d d}} \tag{2.11}
\end{equation*}
$$

The maximum output voltage $V_{o}$ is

$$
\begin{equation*}
V_{o}^{\max }=V_{d d} \tag{2.12}
\end{equation*}
$$

From the above equations, the maximum efficiency is

$$
\begin{equation*}
\eta_{\max }=\frac{P_{o}^{\max }}{P_{i}}=\frac{2 y-\sin (2 y)}{4(\sin (y)-y \cdot \cos (y))} \tag{2.13}
\end{equation*}
$$

Since the peak drain current $I_{D}$ is

$$
\begin{equation*}
I_{D}^{\max }=I_{D}^{Q}+I_{V_{d d}} \tag{2.14}
\end{equation*}
$$

The output power capability factor is

$$
\begin{equation*}
P_{\max }=\frac{P_{o}^{\max }}{V_{D}^{\max } \cdot I_{D}^{\max }}=\frac{2 y-\sin (2 y)}{8 \pi \cdot[1-\cos (y)]} \tag{2.15}
\end{equation*}
$$

For example, the output power of the Class B shown in Fig. 2.5 when using a resistive load $R_{L}$ is

$$
\begin{equation*}
P_{o}=\frac{1}{2} I_{R_{L}} \cdot V_{o} \tag{2.16}
\end{equation*}
$$

Therefore, the drain current $I_{D}$ of the transistor is

$$
\begin{equation*}
I_{D}^{Q}=2 \frac{I_{R_{L}}}{\pi} \tag{2.17}
\end{equation*}
$$

The power it consumes is

$$
\begin{equation*}
P_{d c}=2 \frac{I_{R_{L}} \cdot V_{d d}}{\pi} \tag{2.18}
\end{equation*}
$$

Which gives a maximum efficiency when $V_{o}^{\max }=V_{d d}$ of

$$
\begin{equation*}
\eta=\frac{P_{o}}{P_{d c}} \cdot 100=\frac{\pi}{4} \cdot \frac{V_{o}^{\max }}{V_{d d}} \cdot 100 \leq 78.53 \% \tag{2.19}
\end{equation*}
$$

### 2.8 COMPARISON

Table 2.1 shows a comparison of the amplifiers discussed in this chapter. The amplifier should be chosen according to the requirements of a given design. If efficiency is a critical aspect of a given design, and distortion can be traded for efficiency, therefore a Class D or a C should be chosen. On the other hand, if distortion is not allowed, even if the power consumption is increased, an amplifier such as a Class A or AB should be chosen. This is typical of power audio amplifiers.

### 2.9 LITERATURE SURVEY OF OUTPUT STAGES

The study of the output stages in amplifiers includes research done by some authors for applications in industry. During a recent literature survey in

Table 2.1: Comparison of the types of amplifiers.

| Amplifier | Efficiency | Power | Conduction angle | distortion |
| :---: | :---: | :---: | :---: | :---: |
| Class A | 50 | high | $y=\pi$ | very low |
| Class B | 78.5 | medium | $y=\frac{\pi}{2}$ | high |
| Class AB | $50<x<78.5$ | medium | $\frac{\pi}{2}<y<\pi$ | low |
| Class C | 90 | low | $y<\frac{\pi}{2}$ | very low |
| Class D | $95<x$ | very low | $y=2 \pi$ | high |
| Class E | $95<x$ | low | $y<\frac{\pi}{2}$ | low |
| Class F | $95<x$ | low | $y<\frac{\pi}{2}$ | low |
| Class G | $95<x$ | high | $y=2 \pi$ | high |
| Class H | $95<x$ | high | $y=2 \pi$ | high |

output stages we discover that there is considerable research in Classes AB and F amplifiers, but even more extensive research being done in Class E amplifiers. This chapter presents a brief description of where research is leading with the corresponding citations.

Class AB amplifiers are still an important part of research in the past few years, as they are utilized in audio power amplifiers. Some modifications to conventional Class AB amplifiers to increase the performance are presented next.

Fig. 2.23 shows a pseudo-differential-input differential-output amplifier operating in Class AB reported in [14] by Giustolisi, et. al. in 2007. This amplifier has a high-current drive capability. This circuit operates from a minimum supply of $V_{T}+2 V_{D S}^{s a t}$, provides fast settling response, and is also characterized by a wide input differential range with high linearity that enables its use even as a transconductor for filtering applications. It includes two complementary versions of a conventional pseudo-differential pair working in class AB operation.


Figure 2.23: Class AB pseudo-differential-input differential-output amplifier [14].

Due to negative feedback in the current sources of both of the input differential pairs, transistors M4 and M6 form a Flipped Voltage Follower (FVF) 15]. This allows the source terminal of the transistors in the differential pairs to be at a constant voltage. Also, a large current can be achieved between both differential pairs when driving large capacitive or small resistive loads in the output. In addition, under large signal conditions, one transistor of the differential pair turns off when the other one still conducts.

Another recently reported Class $A B$ two-stage opamp is shown in Fig. 2.24 [16], reported by Ramirez, et. al. in 2006. In this case an RC circuit is included between the gate terminal of the output transistor, to allow voltage swing in both of them. It is a very-low cost implementation, although it works for current peaks only when driving a square wave signal at the input. For constant demand of current, it does not behave as a Class AB amplifier. It is this suitable, for example, for audio amplifiers, where the lowest frequency of interest is 20 Hz .

Class F amplifiers also play an important role in the research of the past few years. The circuit shown in Fig. 2.25 (17], reported by Jia-Liang Chen, et. al. in 2006, shows a SiGe BiCMOS Class F Power Amplifier for Bluetooth applications. The schematic shows that the circuit integrates both, the input matching network and the output fundamental and third harmonic loading networks. It improves the efficiency of the power amplifier by changing the load filter resonators in order to present a short circuit at even harmonics and an open circuit at odd harmonics.


Figure 2.24: Class AB two-stage opamp [16].


Figure 2.25: SiGe BiCMOS Class F Power Amplifier for Bluetooth applications 17.


Figure 2.26: very low distortion class-F power amplifier for base stations of broadband access systems [18].

Another Class F architecture presented recently is shown in Fig. 2.26 (18] by Goto, et. al. in 2006. It is a very low distortion class-F power amplifier for base stations of broadband access systems. It uses an internally-tuned harmonic CMOS architecture (IHT-FET) to improve the linearity under class AB operating conditions. This feature is provided by the second-harmonic tuning circuit placed in front of each CMOS transistor as shown in the schematic. This allows accurate control of the input second-harmonic impedance.

Classes AB and F have been described so far. These types of amplifiers represent an important part of current research, although most research is cur-


Figure 2.27: Pushpull Class-E series-parallel resonant power amplifier [19].
rently taking place with Class E amplifiers. Some recently reported architectures are discussed next.

Fig. 2.27shows a pushpull Class-E series-parallel resonant power amplifier (PA) [19] reported by Feng-Yin Chen, et. al. in 2007. This topology parallels two basic one-inductor, one-capacitor Class-E high-efficiency switching-mode tuned PA circuits. This design realizes a faithful sinusoidal output voltage where the harmonic content in the output is an important criterion. The operation of this amplifier, including two series-parallel resonant load networks, allows sinusoidal output voltage to be achieved by associating with the positive and negative quasisinusoidal waveforms.

Fig. 2.28 shows the implementation of a new technique reported in [20], by Ortega-Gonzlez, et. al. in 2007, to design wide band Class E power amplifiers


Figure 2.28: wide band Class E power amplifiers based on the synthesis of load admittances [20].
based on the synthesis of specific load admittances at fundamental and harmonic frequencies. This technique simplifies the design of wide band Class E amplifier by making it independent of any specific load, either capacitive or resistive. Results obtained in this reference show $35 \%$ fractional bandwidth and $80 \%$ efficiency.

Fig. 2.29 shows the implementation of a Class E amplifier reported in 21 by Saito, et. al. in 2006. The design utilizes a high-voltage Gallium Nitride (GaN) High Electron-Mobility Transistor (HEMT) transistor as the main switching device. Results show that this transistor can be operated in high-frequency switching power applications such as RF power-supply applications. Results also show an output power of 13.4 W and an efficiency of $91 \%$ under a drain-peak voltage as high as 330 V .


Figure 2.29: Class E amplifier using high-voltage GaN HEMT transistors 21.

Fig. 2.30shows a Class E Injection-Locked Power Amplifier(Class-E ILPA) 22], reported by Hyoung-Seok Oh, et. al. in 2006, suitable for $2.4-\mathrm{GHz}$ wireless sensor network applications where the maximum transmit-power is typically about 10 dBm . In such a low transmit-power application, it is a great challenge to achieve a high transmit efficiency because the driving power and dc power consumption in the previous stage are no longer negligible compared with the transmitted signal power. Results in [22] show that this scheme has an efficiency of $44.5 \%$ with a drain efficiency of $49.3 \%$ when operating with a 1.2 V supply voltage.

It was shown that many modifications and variations to the conventional types of amplifiers described in previous sections have been reported recently. Results show that these variations enhance the performance of the amplifiers, whether it is in reduced power consumption, increased efficiency, reduced power supply or increased operation at higher frequencies. Such is the result of using newer technologies, topologies or combinations of stages to achieve more desirable


Figure 2.30: injection-locked Class-E power amplifier 22.
operation.

## Class AB opamp using floating current sources

In this section we describe the Class AB opamp shown in Fig. 2.31 presented in [23]. We describe this amplifier in a more detailed manner as we will be using it in a comparison with others amplifiers described in this document. Observe from Fig. 2.31 that the input stage is composed by complementary differential pairs to provide rail-to-rail operation, formed by transistors Mn1-Mn3 and Mp1-Mp3. The output of this stage goes to the current mirrors formed by Mn4-Mn7 and Mp4-Mp7. These current mirrors are biased by the floating current sources composed by Mn8-Mn9 and Mp8-Mp9, which provides a constant current $I_{B}$. The biasing voltages of the floating current sources are determined by the biasing branches formed by Mn10-Mn13 and Mp10-Mp13, which set a voltage offset to have a static current $I_{B}$ in the floating current sources. The output of
the floating current sources bias the second stage formed by transistors Mn14 and Mp14.


Figure 2.31: Class AB opamp using floating current sources.

Figs. 2.32(a) shows the DC transfer characteristic, (b) the Class AB operation of the output stage, (c) the frequency response and (d) the transient response of the circuit in Fig. 2.31. The frequency response shows an open-loop gain $A_{v}$ $=104.3 \mathrm{~dB}$, a bandwidth of $\mathrm{BW}=60 \mathrm{~Hz}$, a Gain-Bandwidth product of $\mathrm{GBW}=$ 10.47 MHz and a phase margin of 45 deg when driving a load of 15 pF . The transient analysis shows a measured slew rate $\mathrm{SR}+=10.65 \mathrm{~V} / \mu \mathrm{sec}$ and $\mathrm{SR}-=8.1 \mathrm{~V} / \mu \mathrm{sec}$. The measured settling times are $t_{s+}=188.4 \mathrm{nsec}$ and $t_{s-}=193.8 \mathrm{nsec}$. A square signal of 1 Vpp at 1 MHz was applied at the input when driving a loading capacitor of $C_{L}=15 \mathrm{pF}$.


Figure 2.32: Operation of the circuit shown in Fig. 2.31 showing a) DC transfer characteristic, b) Class AB operation of the output stage, c) frequency response and d) transient analysis when using a square wave form of $1 V_{p p}$ at 1 MHz .

## 3 OBJECTIVE

The previous chapter presents a description of several types of output stages, including their advantages and limitations. For example, consider the case of amplifier Classes C, E and F, where the transistor is used as a switch rather than an amplifying device. As such, the power consumption is reduced dramatically, and the current across the transistor is set by other devices in the circuit. In the case of the Class D amplifier, the output stage saturates to either rail most of the time, dissipating power only during the transition where the slew rate plays a very important role. In the case of Classes $A$ and $B$, the current is well defined by a current source, commonly implemented using another transistor. Let's now consider the case of the Class AB amplifier. A very important design criteria is setting the current in the output stage, which represents a considerable challenge for some implementations of this type of amplifier.

This challenge is due to the fact that both devices in the output stage have the capability to adjust their currents and in some designs it is not well controlled. Therefore the bias current can be dependent on various conditions in the circuit, such as the common-mode input voltage and the supply voltage. Moreover, the output devices tend to have very large sizes.

This document proposes a technique to control the quiescent bias current in the output stage of Class AB amplifiers. This technique consists in making a


Figure 3.1: Block diagram of the technique to control the quiescent bias current in the amplifier.
replica of part of the circuit, as shown in Fig. 3.1, and having it operate under the desired bias conditions to obtain the proper state for the output devices in the operational part.

The following chapters present a more detailed description of the implementation of this technique, as well as how it achieves the desired quiescent bias current and how the performance of the amplifier is enhanced.

## 4 CONTROL CIRCUIT IMPLEMENTED IN CLASS-AB OPERATIONAL AMPLIFIERS WITH 2 AND 3 AMPLIFYING STAGES

This chapter presents the basic two-stage opamp composed of a differential pair as the first stage and a common-source configuration as the second stage. Then the biasing technique, described in Chapter 3 is implemented in a 2-stage amplifier as to provide Class-AB operation. Also, the same implementation is discussed for a 3-stage amplifier.

Opamps are one of the most popular basic cells used in many analog applications, such as Digital-to-Analog converters, RF receivers and transmitters. Yet there is another type of amplifier which is becoming more popular. Its name is based on the ratio of the output current to the input voltage, called the transconductance. Some authors refer to them as Operational Transconductance Amplifiers (OTAs) [3]. Several applications of transconductors have been reported in the past 24, 25].

There have been many variations of amplifiers reported in the past where the authors address different methods of enhancing their performance, such as increasing the number of amplifying stages, introducing Class-AB operation and/or rail-to-rail operation, and decreasing the supply requirements for low voltage applications.

Fig. 4.1 shows the schematic for a conventional two-stage opamp [2]. The first stage consists of a differential pair where the gain is determined by transistors M3 and M5. The gain provided by M2 is unity due to the diode connection of M4. These transistors operate in a common-source configuration; therefore, the gain provided by each one of them is given by their transconductance $g_{m}$ multiplied by the impedance at the output node $x$. That impedance is the parallel combination of the impedance looking into the drain of each transistor $\left(r_{o 3} \| r_{o 5}\right)$. Thus, the overall gain of the first stage at node $x$ is given by the expression:

$$
\begin{equation*}
A_{v 1}=\frac{V_{x}}{V_{i+}-V_{i-}}=\frac{\left(g_{m M 3}+g_{m M 5}\right)}{2}\left(r_{o M 3} \| r_{o M 5}\right) \tag{4.1}
\end{equation*}
$$

Observe that node $x$ is effected by both of the differential input signals; this node is referred to as a single-ended output. The gain of the second stage is given by transistor M6, which also operates in the common-source configuration. Thus, the overall gain of the amplifier is given by the expression:

$$
\begin{align*}
A_{v} & =\frac{V_{o}}{V_{i+}-V_{i-}}=A_{v 1} A_{v 2} \\
& =g_{m M 6}\left(r_{o M 6} \| r_{o M 7}\right)\left(\frac{g_{m M 3}+g_{m M 5}}{2}\right)\left(r_{o M 3} \| r_{o M 5}\right) \tag{4.2}
\end{align*}
$$

Note that the signal path at the output node is only through transistor M6. Therefore, considering the case that the amplifier is driving a load which requires sinking and sourcing large currents, this opamp would be able to source a large current, although it is not capable of sinking a current greater than $I_{B}$,


Figure 4.1: Conventional 2-stage Operational Amplifier.
the quiescent current in M7. In this design the devices $R_{C}$ and $C_{C}$ are needed for frequency compensation.

Observe that it is a 2-stage amplifier, which has two high-impedance nodes, $x$ and the output node. Therefore, it requires frequency compensation, which is achieved through Miller compensation composed, of $C_{c}$ and $R_{c}$. For a more detailed description of Miller compensation refer to Appendix A.

Let's now consider the case of the conventional Operational Transconductance Amplifier (OTA), as shown in Fig. 4.2. This amplifier is capable of sinking and sourcing $2 I_{B}$ at the output node. Transistors M8 and M9 are the only transistors that offer significant gain. Therefore, it is a one-stage amplifier. Note that transistors M4, M5 and M7 are diode connected. Thus, the gain given by transistors M2, M3 and M6 is approximately unity. The OTA does not offer as high a gain as the conventional opamp, and it has only one high-impedance node.


Figure 4.2: Conventional Operational Transconductance Amplifier

Therefore, the OTA does not require frequency compensation, which in some cases occupies considerable silicon area.

The OTA shown in Fig. 4.2 has only one gain stage. We can get a second gain stage using the transistors in the differential pair in the same manner as in circuit in Fig. 4.1 by eliminating the diode connections in transistors M4 and M5, which creates high impedance at nodes $x$ and $y$. The resulting scheme is shown in Fig. 4.3(a) where the first stage consists of transistors M1 through M5, whereas the second stage is composed of M6 through M9. This structure now behaves as a Class-AB two-stage differential amplifier with a single-ended output. Observe that M1 sets the biasing current for the differential pair but the quiescent current in transistors M6-M9 is uncertain; therefore, it has to be controlled in some manner. Note that by controlling the voltage $V_{c t r l}$ we can control the source-to-


Figure 4.3: a) Proposed differential 2-stage Class-AB amplifier with b) quiescent current control circuit.
gate voltages of transistors M 4 and $\mathrm{M} 5 . V_{S G M 4}$ and $V_{S G M 5}$ control the currents going into nodes $x$ and $y$ and, thus, indirectly control the $V_{S G}$ 's of transistors M6 and M8, in order to set their quiescent currents.

For that purpose, we used the quiescent control circuit reported in [26]. A control circuit adapted to this design is shown in Fig. 4.3(b). Observe that it replicates part of the operating circuit. Transistors M1c, M3c and M5c replicate transistors M1, M3 and M5 in the differential pair in Fig. 4.3(a). M8c replicates M8 in the second stage and Mbias acts as a current source, which sets the desired biasing current in M8. MN1 and MP1 are included to give a third unity-gain stage, in order to achieve negative feedback. The negative feedback sets the correct voltage $V_{S G}$ in M5. By this approach, $V_{\text {ctrl }}$ has the right value to let $V_{S G M 5}$ give the proper current to set the right $V_{S G M 8 c}$ in order for M8 to have the current $I_{B}$. Thus, we can use $V_{c t r l}$ to set the biasing current in M6 and M8 in the circuit in Fig. 4.3(a).

Observe that this circuit has three high impedance nodes, $x, y$ and the output node. A large capacitance can be created at node $y$ using Miller compensation with the gain provided by M8. Unfortunately, the same approach cannot be used for node $x$, as transistor M6 has unity gain. And using the gain from transistor M9 would result in positive feedback if the compensation goes from node $x$ to the output. Therefore we can use the "Capacitance Multiplication" [27 technique to achieve a large effective capacitance at node $x$. It consists of a transistor MC1 which provides gain for a Miller compensation with the capacitor $C_{C}$. the resistor $R_{\text {large }}$ has zero current under DC conditions. This allows transistor MC2 to be diode connected and have the smae bias current as M7, and in small signal it
reflects a large impedance, of the value $R_{\text {large }}$. With this, we can get the same 3 dB frequency at both nodes, $x$ and $y$.

Simulations were performed using SpectreS in a $0.5 \mu \mathrm{~m}$ CMOS technology. The design parameters are as specified in Table 4.1. The total supply voltage is 3 V in order to achieve a wide input-output operational range. The minimum power supply requirements are merely $V_{G S M 2,3}+V_{D S M 1}^{\text {sat }}+V_{i n}^{\text {swing }}$, the same as in a regular amplifier based on an NMOS differential pair in the input stage. The values for the compensating capacitor $C_{C}$ and resistor $R_{C}$ are 20 pF and $0.5 \mathrm{k} \Omega$, respectively, following the frequency compensation criteria described in Appendix A.

Table 4.1: Design Parameters of the Circuits in Fig. 4.3.

| Parameter | Value |
| :---: | :---: |
| $I_{B}$ | $100 \mu \mathrm{~A}$ |
| $V_{D S}^{\text {sat }}=V_{G S}-V_{T}$ | 0.5 V |
| $V_{T_{N M O S, P M O S}}$ | $0.7 \mathrm{~V}, 0.9 \mathrm{~V}$ |
| $(w / l)_{\text {NMOS }}$ | $9 \mu \mathrm{~m} / 1.2 \mu \mathrm{~m}$ |
| $(w / l)_{\text {PMOS }}$ | $26 \mu \mathrm{~m} / 1.2 \mu \mathrm{~m}$ |
| $V_{d d}-V_{s s}$ | 3 V |
| $C_{L}$ | 15 pF |

The circuit in Fig. 4.3 was tested as a voltage follower. Fig. 4.4 shows the DC transfer characteristic of the circuit in Fig. 4.3 and its derivative, which demonstrates a very high linearity. Fig. 4.5 shows the experimental results of the DC transfer characteristic. The Total Harmonic Distortion was calculated to
get a more precise measure of linearity. The proposed structure has a THD of $0.00795 \%$ for a sinusoid input signal of $0.5 V_{p}$.


Figure 4.4: DC transfer characteristic and its derivative for the circuit in Fig. 4.3.


Figure 4.5: Experimental results of the DC transfer characteristic of the circuit in Fig. 4.3.

Fig. 4.6 shows the Class AB operation of the circuit in Fig. 4.3. Currents $I_{P}$ and $I_{N}$ are the currents across transistors M8 and M9, respectively. Transistors M8 and M9 are two times the size of the other transistors, in order to satisfy the requirements of large currents at the output. Fig. 4.7 shows the AC analysis of the circuit. It has an open-loop gain $A_{v}=68 \mathrm{~dB}$, a bandwidth of $\mathrm{BW}=2 \mathrm{kHz}$, a GainBandwidth product of GBW $=5 \mathrm{MHz}$ and a phase margin of 76 deg when driving a load of 15 pF . Fig. 4.8 shows the simulation results of a transient analysis. A square signal of 1 Vpp at 5 MHz was applied at the input. Observe the Class AB operation, as the output node is sourcing and sinking large currents when driving a loading capacitor of $C_{L}=15 \mathrm{pF}$. The measured slew rate $\mathrm{SR}+=4.01 \mathrm{~V} / \mu \mathrm{sec}$ and SR- $=5.83 \mathrm{~V} / \mu \mathrm{sec}$. The measured settling times are $t_{s+}=474.4 \mathrm{nsec}$ and $t_{s-}$ $=275$ nsec. Fig. 4.9 shows the experimental results of the transient analysis for the same parameters as for simulation. In this case the measured slew rate is $\mathrm{SR}+$ $=3.73 \mathrm{~V} / \mu \mathrm{sec}$ and SR- $=4.87 \mathrm{~V} / \mu \mathrm{sec}$. Fig. 4.10 shows the microphotograph of the fabricated circuit. As we mentioned before, the Class AB operation allows to source and sink large currents at the output node, which permits the output voltage to reach the desired value in a small period of time. Observe that the conventional two-stage amplifier in Fig. 4.1 is a Class A amplifier. It can source a large current, but the maximum current it can sink is $I_{B}$. This enhances the falling settling time, which is around 275 nsec, compared to the conventional of 478 nsec . In this case the settling time is enhanced in a factor 2.


Figure 4.6: Currents in the output stage showing the Class-AB operation of circuit in Fig. 4.3.


Figure 4.7: Frequency response of the circuit in Fig. 4.3.


Figure 4.8: a) Output voltage and b) output current of the circuit in Fig. 4.3 when performing a transient analysis using a $1 V_{p p}$ square wave at 5 MHz .


Figure 4.9: Experimental results of the output voltage of the circuit in Fig. 4.3 when performing a transient analysis using a $1 V_{p p}$ square wave at 500 kHz .


Figure 4.10: Microphotograph of the fabricated circuit in Fig. 4.3, $220 \mu \mathrm{~m} \times 90 \mu \mathrm{~m}$.
Another approach proposed for this structure is to include a third gain stage at both nodes $x$ and $y$, as shown in Fig. 4.11(a). According to the compensation schemes presented in [28], also described in Appendix A. For a three-stage amplifier, only the second stage needs to be compensated to get a stable system. On the other hand, the control circuit used in [28] to set biasing conditions also needs compensation.

The design parameters are the same as those specified in Table 4.1. In this case, as it is a three-stage amplifier, the a capacitor $C_{C}=30 \mathrm{pF}$ and a resistor $R_{C}=1 \mathrm{k} \Omega$ were used. The circuit in Fig. 4.11 was tested in the same manner. Fig. 4.12 shows the DC transfer characteristic of the circuit in Fig. 4.11 and its derivative, which shows a very high linearity. Fig. 4.13 shows the experimental results of the fabricated circuit. The Total Harmonic Distortion was calculated to get a more precise measure of linearity. The proposed structure has a THD of $0.00795 \%$ for a sinusoid input signal of $0.5 V_{p}$.

(b)

Figure 4.11: a) Proposed differential 3-stage Class-AB amplifier with b) quiescent current control circuit.

Fig. 4.14 shows the Class-AB operation. Currents $I_{P}$ and $I_{N}$ are the currents across transistors M8 and M9, respectively. Transistors M8 and M9 are two times the size of the other transistors, in order to satisfy the requirements of large currents at the output. Transistors M1x, M2x, M1y and M2y are three times the size of the other transistors in order to sink and source the charge from the compensating capacitors $C_{C}$ whenever abrupt changes occur in the output


Figure 4.12: DC transfer characteristic and its derivative of the circuit in Fig. 4.11.


Figure 4.13: Experimental results of the DC transfer characteristic of the circuit in Fig. 4.11.


Figure 4.14: Currents in the output stage showing the Class-AB operation of circuit in Fig. 4.11.
node. Fig. 4.15 shows the AC analysis of the circuit. It has an open-loop gain $A_{v}=102 \mathrm{~dB}$, a bandwidth of $\mathrm{BW}=350 \mathrm{~Hz}$, a Gain-Bandwidth product of GBW $=45 \mathrm{MHz}$ and a phase margin of 55 deg when driving a load of $C_{L}=15 \mathrm{pF}$. Fig. 4.16 shows the simulation result of a transient analysis. A square signal of $1 V_{p p}$ at 5 MHz was applied at the input. Observe the Class AB operation as the output node is sourcing and sinking large currents when driving a loading capacitor of $C_{L}=15 \mathrm{pF}$. The measured slew rate $\mathrm{SR}+=23.06 \mathrm{~V} / \mu \mathrm{sec}$ and $\mathrm{SR}-=21.7 \mathrm{~V} / \mu \mathrm{sec}$. Fig. 4.17 shows the experimental results of the transient analysis for the same parameters as for simulation. In this case the measured slew rate is $\mathrm{SR}+=$ $19.04 \mathrm{~V} / \mu \mathrm{sec}$ and SR- $=19.04 \mathrm{~V} / \mu \mathrm{sec}$. Fig. 4.18 shows the microphotograph of the fabricated circuit.


Figure 4.15: Frequency response of the circuit in Fig. 4.11.

The Class AB operation provides the capability of a fast charge and discharge of the load capacitance. This architecture has three gain stages, which provide a higher transconductance to the amplifier. The slew rates are $\mathrm{SR}+=$ $23.06 \mathrm{~V} / \mu \mathrm{sec}$ and $\mathrm{SR}-=21.7 \mathrm{~V} / \mu$ compared to the conventional two-stage opamp in Fig. 4.1 which has $\mathrm{SR}+=10.21 \mathrm{~V} / \mu \mathrm{sec}$ and $\mathrm{SR}-=4.71 \mathrm{~V} / \mu$. This enhances the SR+ in a factor 2.5 and the SR- in a factor 5 .


Figure 4.16: a) Output voltage and b) output current of the circuit in Fig. 4.11 when performing a transient analysis using a $1 V_{p p}$ square wave at 5 MHz .


Figure 4.17: Experimental results of the output voltage of the circuit in Fig. 4.11 when performing a transient analysis using a $1 V_{p p}$ square wave at 500 kHz .


Figure 4.18: Microphotograph of the fabricated circuit in Fig. 4.3, $280 \mu \mathrm{~m} \times 90 \mu \mathrm{~m}$.

## 5 CONTROL CIRCUIT IMPLEMENTED USING DUAL-POLARITY FLOATING BATTERY FOR CLASS AB OUTPUT STAGES

This chapter presents different structures of floating batteries reported in the past utilized to provide Class AB operation to output stages. The biasing technique described in Chapter 3 is utilized to obtain the design of a battery with the ability to adopt positive and negative values for high- and low-voltage applications.

One of the most commonly used low-voltage output buffers was proposed by Monticelli [29]. Modified structures of Monticelli's work have been reported in [23, 30], but their main limitation is the minimum power supply requirements. Monticelli's design is based on a floating battery that provides swing at the gate terminal of both of the output devices driving a capacitive or resistive load. Other modifications of floating batteries have also been reported in 31, 32, and other variations, such as the battery with negative voltage reported in [25] for lowvoltage applications.

Fig. 5.1 shows the conceptual circuit that illustrates the principle of the floating battery. This circuit is often used in Class AB output stages where a large sourcing and sinking current is desirable. The purpose of this design is to ensure that both transistors have the capability to adjust their gate-to-source voltages $V_{G S}$ to satisfy the current demand at the output node. Class AB output stages


Figure 5.1: a) Conceptual circuit of a battery for Class AB operation, b) Positive battery, used when $V_{d d}>V_{S G P}+V_{G S N}$ and c) Negative battery used when $V_{d d}<V_{S G P}+V_{G S N}$.
offer an advantage over the Class-A output stages where only one transistor has that capability and the other is limited to sink or source a fixed bias current.

Some approaches use the voltage across a resistor or a gate-to-source voltage of a transistor to set the voltage $V_{b a t}$, which necessitates a controlling circuit to set the current that adjusts that voltage $V_{b a t}$. Note that $V_{b a t}$ must set the gate-to-source voltages of transistors MN and MP to the correct value, in order to give the desired quiescent current in the output transistors.

The voltage $V_{b a t}$ depends on the supply voltages $V_{d d}$ and $V_{s s}$. Observe that the larger the difference between these two voltages, the larger the voltage $V_{b a t}$ must be. In quiescent conditions, $V_{b a t}$ is used to maintain a constant $V_{S G P}$ and $V_{G S N}$ at the output transistors, so as to keep their quiescent currents equal to $I_{B}$.

Fig. 5.1(b) shows the implementation of the floating battery using the voltage across a resistor $R$. Let us assume that the negative rail voltage $V_{s s}$ is 0 V . In this case, if the voltage $V_{d d}$ increases, we would require the current $I_{R}$ to increase in order to maintain the same bias current in the output transistors. The minimum voltage $V_{d d}$ can take is $V_{G S M P}+V_{G S M N}$. In this case, the voltage $V_{b a t}$ would be 0 V and the current across the resistor would need to be 0 A .

The circuit in Fig. 5.1(c), reported in [25], is used in low-voltage applications. Here the gate terminals of MN and MP are switched compared to the previous case. They are connected to node $a$ and $b$, respectively; therefore the gate terminal of transistor MP takes a value below the gate terminal of MN. Here the upper limit for $V_{d d}$ is $V_{G S M P}+V_{G S M N}$; note that this is the lower limit of the previous case. The lower limit it can adopt is the greatest $V_{G S}$ among transistors MN and MP plus one $V_{D S}^{\text {sat }}$ for the current source $I_{C}$. For some technologies the PMOS threshold voltage is higher that that of the NMOS, therefore $V_{S G M P}+V_{D S}^{s a t}$ would be the minimum value $V_{d d}$ can take. This condition can be viewed as a negative voltage $V_{\text {bat }}$ across the resistor, as illustrated in the schematic. A circuit that gets the desired value of $I_{C}$ is reported in [26].

The purpose of the proposed circuit is to combine both approaches described in Fig. 5.2 (a) and (b), so as to have a battery with the capability to adopt positive and negative voltages, that is, having a resistor that, under high
values for $V_{d d}$, passes current in one direction and, under low values for $V_{d d}$, passes current in the other direction.

Fig. 5.3 illustrates the implementation of the proposed circuit, which includes several stages. The first stage is the positive / negative battery. It includes transistors MP+ and MN+, which provide the current I+ which goes from nodes $a$ to $b$ and gives a positive value to the voltage $V_{b a t}$ following the design from Fig. 5.2(a). In the same manner, it includes transistors MP- and MN-, which provide the current I- that goes from nodes $b$ to $a$ and gives a negative value to $V_{b a t}$ as implemented in circuit in Fig. 5.2(b). The next stage sets the quiescent voltages $V_{G S N}$ and $V_{S G P}$ in transistors MQ1 and MQ4 at nodes $a$ and $b$, respectively. Observe from Figs. 5.2 (a) and (b) that this stage is common for both approaches; therefore, it is included only once in the proposed circuit. The next stage to be included is the third unity-gain stage, also common to both circuits in Figs. 5.2(a) and (b). Following the analogy from circuits in Fig. 5.2, transistor MQ4 leads to the subsequent stage that generates the signal $V_{p+}$ in Fig. 5.2(a) and the signal $V_{n-}$ in Fig. 5.2(b). In the same manner MQ1 leads to the stage that generates the signal $V_{n+}$ from Fig. 5.2 (a) and $V_{p-}$ from Fig. 5.2 (b), as illustrated in the schematic. Note that the output generated by MQ4 is a gate-to-source voltage for the NMOS transistor MP1 when generating $V_{p+}$ and at the same time generates the source-to-gate voltage for the PMOS transistor MN4 when generating $V_{n-}$; therefore, having the gate terminal of these two transistors connected may result


Figure 5.2: a) and b) implementation of circuits in Figs. 5.1 (a) and (b), respectively.
in a large gate-to-source voltage if $V_{d d}$ also increases. The result would be large DC currents. Thus, an extra positive battery with the same currents generated by $V_{p+}$ and $V_{n+}$ has to be included to maintain the currents in MP1 and MP4 constant and equal to $I_{B}$. In the same manner another positive battery must be added to keep the currents in MN2 and MP3 constant and equal to $I_{B}$.

Simulations were performed using SpectreS in a $0.5 \mu \mathrm{~m}$ CMOS technology. The design parameters are as specified in Table 5.1. Fig. 5.4 shows the simulated DC transfer characteristic of the circuit in Fig. 5.3. Here, $V_{d d}$ is swept from 0 V to 4 V , whereas $V_{s s}$ is kept constant at 0 V . It can be inferred from the plot that the


Figure 5.3: Proposed circuit using a combination of circuits in Figs. 5.2(a) and (b).
voltage at node $b, V_{b}$, follows the voltage $V_{d d}$ level-shifted by $V_{S G P}$, the quiescent $V_{S G}$ of MQ4. Similarly, the voltage at node $a$ remains constant with respect to $V_{s s}$, level-shifted by $V_{G S N}$, the quiescent $V_{G S}$ of MQ1. Consider the fact that, since MN1 and MP2 are diode connected, they consume the same current as I+ as well; therefore for large values of $V_{d d}$ the power consumption becomes rather large.

Note that by having transistors MN1, MN3, MP2 and MP4 diode connected, they will have the same current $\mathrm{I}+$ as found in MP+ and MN+. If $V_{d d}$ is

Table 5.1: Design Parameters.

| Parameter | Value |
| :---: | :---: |
| $I_{B}$ | $100 \mu \mathrm{~A}$ |
| $V_{D S}^{\text {sat }}=V_{G S}-V_{T}$ | 0.5 V |
| $V_{T_{N M O S, P M O S}}$ | $0.7 \mathrm{~V}, 0.9 \mathrm{~V}$ |
| $(w / l)_{\text {NMOS }}$ | $9 \mu \mathrm{~m} / 1.2 \mu \mathrm{~m}$ |
| $(w / l)_{P M O S}$ | $26 \mu \mathrm{~m} / 1.2 \mu \mathrm{~m}$ |
| $V_{d d}$ | variable |
| $V_{s s}$ | 0 V |
| $R$ | $10 \mathrm{k} \Omega$ |



Figure 5.4: DC transfer characteristic of circuit in Fig. 5.3 showing a) voltages $V_{G S N}$ and $V_{S G P}$, and currents b) I+, c) IR and d) I-.
increases considerably, the current I+ also increases. Therefore, the overall circuit would need to establish the current I+ in three different branches, instead of only one. Therefore, to save power, the unity-gain stage can be excluded in this scheme and transistors MN2, MN4, MP1 and MP3 can provide gain. However, the circuit now becomes a 3 -stage amplifier, for which the compensation becomes rather difficult, if the circuit is intended to be used dynamically, rather than statically. The resulting structure is illustrated in Fig. 5.5. Fig. 5.6 shows the simulated DC transfer characteristic of the circuit in Fig. 5.5, where the diode connection of transistors MN1, MN3, MP2 and MP4 is eliminated and the power consumption is decreased.

Note that the voltage across the resistor R is negative for values of $V_{d d}$ below $V_{G S P}+V_{G S N}$; in this range of operation, the current I- provided by transistors MP- and MN- has a non-zero value, whereas the current I+ provided by MP+ and $\mathrm{MN}+$ is zero. At the point where $V_{d d}$ is equal to $V_{G S P}+V_{G S N}$ currents I+ and I- are equal to zero. As $V_{d d}$ goes above that value, $\mathrm{I}+$ provided by MP+ and MN+ takes a non-zero value, whereas I- remains equal to zero. Fig. 5.7 shows the overlapped currents to illustrate the positive and negative values of the current IR provided by I+ and I-.

Fig. 5.8 shows the experimental DC transfer characteristic and Figs. 5.9 and 5.10 show the microphotograph of the fabricated circuits in Figs. 5.3 and 5.5 , respectively.


Figure 5.5: Proposed circuit using a combination of circuits in Fig. 5.2(a) and (b) and eliminating the diode connection in the third stage.

We used the compensation technique described in [28] for multi-stage amplifiers, in which the compensation for a three-stage amplifier is designed to have Miller compensation in the second stage only. The values for a compensating capacitor $C_{C}$ and resistor $R_{C}$ are 30 pF and $1.75 \mathrm{k} \Omega$, respectively, following the pole-zero equations specified in [28]. A square input signal $V_{i n}$ of $200 \mathrm{~m} V_{p p}$ at 100 kHz was added to the biasing voltages $V_{B P}$ and $V_{B N}$, in order to show the stability of the circuit. The results in Figs. 5.11 and 5.12 show the voltage wave-


Figure 5.6: DC transfer characteristic of circuit in Fig. 5.5 showing a) voltages $V_{G S N}$ and $V_{G S P}$, and currents b) $\left.\mathrm{I}+, \mathrm{c}\right) \mathrm{IR}$ and d) I-.
forms at the input signal and at nodes $a$ and $b$ of the circuits in Figs. 5.3 and 5.5 , respectively.

In order to test the capability of the battery to provide Class AB operation, we used it in a common Class A 2-stage amplifier. Fig. 5.13 shows the implementation. Fig. 5.13(a) is a conventional 2-stage amplifier, where the gates of M6 and M7 are connected through the battery. Fig. 5.13(b) is a replica of the voltage level shift from the circuits in Fig. 5.3 or Fig. 5.5. The voltages $V_{o N}$ and $V_{o P}$ are the nodes of the battery and are connected to the gate of transistors M6 and M7 in Fig. 5.13 (a), so as to provide swing to both of these transistors. Then,


Figure 5.7: Comparison of the DC transfer characteristic of the proposed circuits, showing a) the voltages and b) currents of circuit in Fig. 5.3 and c) voltages and d) currents of circuit in Fig. 5.5


Figure 5.8: Experimental results of the DC transfer characteristic of circuits in Figs. 5.3 and 5.5


Figure 5.9: Microphotograph of the fabricated circuit in Fig. 5.3. $120 \mu \mathrm{~m} \times 133 \mu \mathrm{~m}$


Figure 5.10: Microphotograph of the fabricated circuit in Fig. 5.5. $120 \mu \mathrm{~m} \mathrm{x}$ $133 \mu \mathrm{~m}$
voltages $V_{p-}, V_{p+}, V_{n-}$ and $V_{n+}$ are the voltages from the circuit in Fig. 5.3 or Fig. 5.5.

Figs. 5.14 (a) and (b) show the Class AB operation of the circuit in Fig. 5.13 when using the battery in Fig. 5.3 and Fig. 5.5, respectively.

Figs. 5.15 (a) and (b) show the transient analysis of the circuit in Fig. 5.13 when using the battery in Fig. 5.3 and Fig. 5.5, respectively. A pulse wave signal of $1 V_{p p}$ at 500 kHz was used as the input. It has a measured slew rates of $\mathrm{SR}+$ $=4.77 \mu \mathrm{sec}$ and $\mathrm{SR}-=4.73 \mu \mathrm{sec}$ when using the battery in Fig. 5.3 and $\mathrm{SR}+=$


Figure 5.11: Transient analysis of circuit in Fig. 5.3 using a square input signal of 200 mV at 100 kHz and voltages at nodes $a$ and $b$.
$4.79 \mu \mathrm{sec}$ and SR- $=4.73 \mu \mathrm{sec}$ when using the battery in Fig. 5.5. The settling times are $t_{s+}=773 \mathrm{nsec}$ and $t_{s-}=796 \mathrm{nsec}$ when using the battery in Fig. 5.3., and $t_{s+}=779 \mathrm{nsec}$ and $t_{s-}=790 \mathrm{nsec}$ when using the battery in Fig. 5.5. Note that these numbers are very similar. The difference comes in power consumption in the case of the battery in Fig. 5.3 if the supplies are increased considerably, and stability in the case of the battery in Fig. 5.5 if a sinusoidal wave is being used as the input signal.


Figure 5.12: Transient analysis of circuit in Fig. 5.5 using a square input signal of 200 mV at 100 kHz and voltages at nodes $a$ and $b$.


Figure 5.13: a) A Conventional 2-stage CMOS amplifier with b) the level-shift of circuit in Fig. 5.3 or Fig. 5.5.


Figure 5.14: Class AB operation of circuit in Fig. 5.13 when using a) the battery in Fig. 5.3 and b) the battery in Fig. 5.5 .


Figure 5.15: Transient analysis of circuit in Fig. 5.13 when using a) the battery in Fig. 5.3 and b) the battery in Fig. 5.5 .

The Class AB operation provided by the batteries in Figs. 5.3 and 5.5 enhances the settling time of the amplifier in Fig. 5.13. The raising settling time is around 770 nsec , and it remains very similar compared to the conventional amplifier, which is 670 nsec . In the other hand, the falling settling time of the proposed structures is around 790 nsec , compared to the conventional, which is 980nsec. In this case the settling time is enhanced in a $20 \%$.

## 6 CONTROL CIRCUIT IMPLEMENTED IN CLASS AB OUTPUT BUFFER

This chapter describes the design of an output buffer using complementary common-source transistors in the output stage. Also, the difficulty of controlling the bias current in the output stage is identified. Then the biasing technique described in Chapter 3 is implemented on the Class AB buffer to control the quiescent current in the output stage, independent of the supply voltage.

One area of analog VLSI where a lot of research has been done is the design of buffers with a Class-AB output stage to drive capacitive or resistive loads 33, 34, 35.

The design of buffers presents a variety of requirements, such as the maximum size of the driving devices in the output stage and accurate control of their DC bias current. In order to control the biasing current in the output stage, many designs have been previously reported, such as in $33,36,37$; however, they introduce other limitations, such as reduced dynamic range or very large transistors in the output stage. In this chapter, we consider the design of a buffer with an output stage of moderate size, capable of driving large capacitive loads; also it consists of trhee gain stages which give it a very high open-loop gain, allowing the circuit to work at very high frequencies.

Fig. 6.1 shows a Class-AB output buffer using the output devices in a complementary common-source configuration [33, 34, 35]. The output transistors


Figure 6.1: Class-AB output buffer with complementary common-source transistors in the output stage.

M1a and M1b are capable of providing large sourcing and sinking currents at the output node. The opamps sense the voltage difference between the input and the output of the buffer, in order to drive the gates of the output transistors so as to make this difference as small as possible. Some authors refer to this circuit as a common-source configuration with error amplifiers.

Note from the schematic that the opamps have the same input voltages. Therefore, neglecting mismatched parameters due to the fabrication process, the outputs also have approximately the same voltage. This can be viewed as a virtual connection between the outputs as shown in the diagram. This represents an important limitation in the design of the buffer, as the gate-to-source voltages $V_{G S}$ in the output transistors, as well as the quiescent current across them, have a strong dependence on the supply voltages $V_{d d}$ and $V_{s s}$. This relation is specified


Figure 6.2: DC operation of the circuit in Fig. 6.1 showing a) DC voltages as the voltage rails increase and b) currents in the output transistors.
in the expression in 6.1)

$$
\begin{equation*}
V_{d d}-V_{s s}=V_{S G P}+V_{G S N} \tag{6.1}
\end{equation*}
$$

For this reason, the supply voltages must be well controlled to achieve the desired quiescent current at the output transistors M1a and M1b and prevent crossover distortion as the supply rails decrease and excessive power dissipation as the supply rails increase.

Fig. 6.2 shows the operation of the circuit in Fig. 6.1. Observe from Fig. 6.2 (a) that $V_{a}$ and $V_{b}$ remain at the same potential as the voltage rails increase. This causes the voltages $V_{S G P}$ and $V_{G S N}$ to increase also, which leads to an increase in the static current, as shown in Fig. 6.2(b). This results in significant power consumption.


Figure 6.3: Diagram of the Class-AB output buffer with the implementation of batteries to control the static current in the output transistors.

The goal of implementing the technique described in Chapter 3 is to keep the voltages $V_{S G P}$ and $V_{G S N}$ constant to maintain the currents in the output transistors also constant. Therefore, we need to implement a battery between nodes $a$ and $b$ to adjust their voltages to the right value referred to the corresponding rail so as to give the desired value to $V_{S G P}$ and $V_{G S N}$, as shown in Fig. 6.3.

Fig. 6.4 shows the block diagram of the proposed design. Opamps $A_{1 a}$ and $A_{1 b}$ provide the low impedance property at the output node by giving the capability to the output transistors to sink and source large currents, whereas the amplifiers $A_{2 a}$ and $A_{2 b}$ set the right DC voltage at nodes $a$ and $b$ to have the desired $V_{S G P}$ and $V_{G S N}$ of transistors M1a and M1b under static conditions. The operation of these amplifiers is based on comparing the $V_{S G P}$ and $V_{G S N}$ of the output transistors against the desired voltage under quiescent operation. If these voltages are not equal, the amplifiers make the correction to nodes $a$ and $b$ until


Figure 6.4: Block diagram of the implementation of the Class-AB output buffer and the batteries.
the two inputs are equal and the desired value is achieved, regardless of the value of the supply voltages.

Observe that the amplifiers $A_{2 a}$ and $A_{2 b}$ are used to give a voltage level shift to amplifiers $A_{1 a}$ and $A_{1 b}$. Therefore, they can be implemented within the same cell. Fig. 6.5 shows the implementation. In this design the differential pair composed of M2a and M3a is used as a transconductance amplifier, whereas the differential pair composed of M2b and M3b is used to implement a voltage level shift on the transconductance amplifier, as shown in Fig. 6.6. Here, a differential input signal is applied to transistors M2a and M3a and a differential voltage level shift is applied to transistors M2b and M3b.


Figure 6.5: Error Amplifier with a differential pair for the input signal and a differential pair for a voltage level shift.


Figure 6.6: DC transconductance of amplifier in Fig. 6.5, as five different values of voltage level shift are applied to inputs $V_{c t r l+}$ and $V_{c t r l}$.


Figure 6.7: a) Class-AB output buffer with accurate current control and b) Control Circuit.

The overall circuit, including the amplifiers with the voltage level shift, is shown in Fig. 6.7. Here, $V_{B P}$ and $V_{B N}$ are the quiescent voltages, $V_{S G}$ and $V_{G S}$, of a PMOS and an NMOS respectively, operating under quiescent bias conditions. Voltages $V_{a}$ and $V_{b}$ are the voltages at nodes $a$ and $b$ respectively. Fig. 6.7 is the output circuit, whereas Fig. 6.7(b) is the Control Circuit that sets the proper voltages $V_{S G P}$ and $V_{G S N}$ for the output circuit of Fig. 6.7(a). Note that the Control Circuit is a replica of the output circuit, working under static conditions, and can be scaled down, so as to reduce the silicon area and the power consumption.

The DC operation of the circuit in Fig. 6.7 is shown in Fig. 6.8. Observe in Fig. 6.8(a) that the values of $V_{S G P}$ and $V_{G S N}$ remain constant as the supply voltages increase. This causes the current in the output devices to remain constant, as shown in Fig. 6.8(b). The slight increase is due to channel length modulation


Figure 6.8: DC operation of the circuit in Fig. 6.7 showing a) DC voltages as the voltage rails increase and b) currents in the output transistors.
of the output transistors, which represents a very small variation compared to the case in Fig. 6.1.

Simulations were performed using SpectreS in a $0.5 \mu \mathrm{~m}$ CMOS technology. The design parameters are as specified in Table 6.1. Fig. 6.9 shows the simulated DC transfer characteristic of the circuit in Fig. 6.7 and its derivative, which presents a very high linearity. Fig. 6.10 shows the experimental results of the DC transfer characteristic.

Table 6.1: Design Parameters of circuits in Figs. 4.3.

| Parameter | Value |
| :---: | :---: |
| $I_{B}$ | $100 \mu \mathrm{~A}$ |
| $V_{D S}^{\text {sat }}=V_{G S}-V_{T}$ | 0.5 V |
| $V_{T_{N M O S, P M O S}}$ | $0.7 \mathrm{~V}, 0.9 \mathrm{~V}$ |
| $(w / l)_{N M O S}$ | $9 \mu \mathrm{~m} / 1.2 \mu \mathrm{~m}$ |
| $(w / l)_{P M O S}$ | $26 \mu \mathrm{~m} / 1.2 \mu \mathrm{~m}$ |
| $V_{d d}-V_{s s}$ | 3 V |
| $C_{L}$ | 15 pF |



Figure 6.9: DC transfer characteristic of circuit in Fig. 6.7 and its derivative.


Figure 6.10: Experimental results of the DC transfer characteristic of the circuit in Fig. 6.7.


Figure 6.11: DC transfer characteristic of the circuit in Fig. 6.7 and its derivative.

Fig. 6.11 shows the Class AB operation. Currents $I_{P}$ and $I_{N}$ are the currents across transistors M1a and M1b, respectively. Fig. 6.12 shows the AC analysis of the circuit. It has an open-loop gain $A_{v}=69 \mathrm{~dB}$, a bandwidth of $\mathrm{BW}=$ 6 kHz , a Gain-Bandwidth product of $\mathrm{GBW}=17 \mathrm{MHz}$ and a phase margin of 70 deg when dringinc a capacitive load of 15 pF . Fig. 6.13 shows the simulation result of a transient analysis. A square signal of 1 Vpp at 5 MHz was applied at the input. Observe the Class-AB operation as the output node is sourcing and sinking large currents when driving a loading capacitor of $C_{L}=15 \mathrm{pF}$. The measured slew rates are $\mathrm{SR}+=28.8 \mathrm{~V} / \mu \mathrm{sec}$ and $\mathrm{SR}-=23.13 \mathrm{~V} / \mu \mathrm{sec}$. Fig. 6.14 shows the experimental results for the transient characteristic, using the same parameters as in simulation. In this case the measured slew rate is $\mathrm{SR}+=21.13 \mathrm{~V} / \mu \mathrm{sec}$ and $\mathrm{SR}-=20.83 \mathrm{~V} / \mu \mathrm{sec}$. Fig. 6.15 shows the microphotograph of the fabricated circuit.


Figure 6.12: Frequency response of the circuit in Fig. 6.7.

Note that in the conventional buffer in Fig. 6.3 as the power supply increases linearly, the bias current in the output stage increases exponentially as shown in Fig. 6.2. This represents a considerable power consumption. Observe, from Fig. 6.8, that in the proposed circuit in Fig. 6.7 the bias current in the output stage remains constat, with a slight variation due to channel length modulation. This enhances the power consumption dramatically, especially for designs where for large power supply voltages.

We now present another approach to maintain the $V_{S G}$ and $V_{G S}$ of the output transistors equal to the desired values so as to provide a biasing current equal to $I_{B}$, regardless of the value of the supply voltages. Fig. 6.16 shows


Figure 6.13: Output a) voltage and b) current of the circuit in Fig. 6.7 when performing a transient analysis using a $1 V_{p p}$ at 5 MHz .


Figure 6.14: Experimental results of the output voltage of the circuit in Fig. 6.7 when performing a transient analysis using a $1 V_{p p}$ at 500 kHz .


Figure 6.15: Microphotograph of the fabricated circuit in Fig. 6.7, $396 \mu \mathrm{~m} \mathrm{x}$ $174 \mu \mathrm{~m}$.


Figure 6.16: Conceptual circuit of the proposed output buffer with $I_{Q}$ Control Circuit.
the conceptual circuit that illustrates the principle of operation of the proposed circuit. It includes a control circuit that senses the voltages $V_{a}$ and $V_{b}$ so as to control the opamps to provide the desired quiescent DC output voltage for $V_{S G}$ and $V_{G S}$ of the output transistors.

Fig. 6.17(a) shows the output buffer with the internal structure of the opamps. Assume the opamps are two-stage amplifiers composed of a PMOS dif-
ferential pair as the first stage and an NMOS transistor in a common-source configuration as the second stage. Fig. 6.17(b) shows a circuit that authors refer to as the common-mode feedback (CMFB) circuit [3]. It is often used in fullydifferential operational amplifiers to determine the output common-mode voltage and control it to be equal to a reference voltage. Observe that the voltages at the gate terminal of transistors M2 and M6, are $V_{a}$ and $V_{b}^{\prime}$, which are compared to a reference voltage $V_{B P}$ which is the $V_{S G}$ of a PMOS operating with a bias current $I_{\text {Bias }}$. When these voltages move in a differential manner, the same currents flow through transistors M2 and M5 and the same currents flow through M3 and M6. This causes the PMOS transistors M7 and M8 to have a constant current equal to $I_{B}$, maintaining the voltages $V_{\text {ctrla }}$ and $V_{c t r l b}$ constant and equal to $V_{G S}^{Q}$. Now consider the case where voltages $V_{a}$ and $V_{b}^{\prime}$ move in the same direction. This causes the PMOS transistors M7 and M8 to increase or decrease their currents depending on what direction $V_{a}$ and $V_{b}^{\prime}$ move. This causes a change in the voltages $V_{c t r l a}$ and $V_{c t r l b}$ which is used in the proposed circuit to stabilize the quiescent output current.

The voltage $V_{B P}$ is the quiescent voltage $V_{S G}^{Q}$ of a PMOS transistor to provide the biasing current $I_{B}$. Voltages $V_{c t r l a}$ and $V_{\text {ctrlb }}$ are used to control the source-to-gate voltage of transistors M3a and M3b. Thus, they control the desired voltages $V_{S G}$ and $V_{G S}$ of the output transistors. Voltages $V_{a}$ and $V_{b}$ correspond to voltages $V_{S G}$ and $V_{G S}$ from Fig. 6.17(a), respectively. Note that the voltage


Figure 6.17: a) Proposed Class-AB output buffer and b) CMFB as the Control Circuit.
$V_{b}$ is applied to a common-source transistor of gain -1 to get the same gate-tosource voltage, but referred to a PMOS transistor. This eliminates the necessity of introducing a voltage shift as the minimum requirement of a differential pair is $V_{G S}^{Q}+V_{D S}^{\text {sat }}$. In addition, we can also use the same reference voltage $V_{B P}$ in the CMFB circuit.

To describe the operation of the Control Circuit, let us consider the case where the quiescent current of both of the output transistors M1a and M1b increase, while voltages $V_{S G}$ and $V_{G S}$ also increase. Therefore, $V_{a}$ and $V_{b}$ go down in voltage. The CMFB circuit increases the current across M7 ( $I_{M 7}$ ) and increases the current in M8 $\left(I_{M 8}\right)$. Thus, $V_{\text {ctrlb }}$ goes up and $V_{c t r l a}$ goes down in voltage. Note that if $V_{\text {ctrla }}$ goes down, it causes $V_{S G}$ in Fig. 6.17(a) to go up, decreasing $I_{M 1 a}$. Due to negative feedback, the CMFB maintains this voltage approximately equal to the reference voltage $V_{B P}$. It also maintains the current in M1a approximately equal to $I_{B}$. $V_{c t r l b}$ operates similarly.

The DC operation is shown in Fig. 6.18. Observe in Fig. 6.18(a) that the values of $V_{S G}$ and $V_{G S}$ remain constant as the supply voltages increase. This causes the current in the output devices to remain constant as shown in Fig. 6.18(b). The slight increase is due to channel length modulation in the output transistors, which represents a very small variation compared to the case in Fig. 6.1


Figure 6.18: DC operation of the circuit in Fig. 6.17 showing a) DC voltages as the voltage rails increase and b) currents in the output transistors.

Simulations were performed using SpectreS in a $0.5 \mu \mathrm{~m}$ CMOS technology. The design parameters are as specified in Table 6.1. The total supply voltage is 4 V in order to show the wide input-output operational range. The minimum power supply requirement is $V_{G S M 2,3}+V_{D S M 1}^{\text {sat }}+V_{i n}^{\text {swing }}$, just as in a regular amplifier based on a differential pair as the input stage. The values for the compensating capacitor and resistor $C_{C}$ and $R_{C}$ are 30 pF and $1.7 \mathrm{k} \Omega$, respectively, following the pole-zero equations for a 3 -stage amplifier specified

The circuit in Fig. 6.17 was tested as a voltage follower. Fig. 6.19 shows the DC transfer characteristic and its derivative which shows very high linearity. Besides the derivative the Total Harmonic Distortion was calculated to get a more precise measure of the linearity. The proposed structure has, for a sinusoidal input signal of $0.5 V_{p}$, a THD of $0.00832 \%$. Fig. 6.20 shows the experimental results of the circuit in Fig. 6.18.


Figure 6.19: DC transfer characterisitc and its derivative of circuit in Fig. 6.17.


Figure 6.20: Experimental results of the DC operation of the circuit in Fig. 6.17.

Fig. 6.21illustrates Class-AB operation. $I_{P}$ and $I_{N}$ are the currents across transistors M8 and M9, respectively. Observe that the CMFB circuit maintains the currents in M1a and M1b complementary to $I_{B}$ when the output current is less than $I_{B}$. Transistors M1a and M1b are three times the size of the other transistors in order to satisfy the requirements of large currents at the output. Transistors M2a, M2b, M3a and M3b are also three times the size of the other transistors in order to sink and source currents from the large compensation capacitors $C_{C}$. Fig. 6.22 shows the AC analysis of the circuit. It has an open-loop gain $A_{v}=$ 110 dB , bandwidth $\mathrm{BW}=223 \mathrm{~Hz}$, Gain Bandwidth product $\mathrm{GBW}=68 \mathrm{MHz}$ and a phase margin of 52 deg when driving a capacitive load of 15 pF. Fig. 6.23 shows the simulation result of a transient analysis. A square signal of $1 V_{p p}$ at 5 MHz was applied at the input. Observe the Class-AB operation of sourcing and sinking large currents at the output node when applied to a load capacitor $C_{L}=15 \mathrm{pF}$. The measured slew rates are $\mathrm{SR}+=0.201 \mathrm{~V} / \mathrm{usec}$ and $\mathrm{SR}-=0.163 \mathrm{~V} /$ usec. Fig. 6.24 shows the experimental results of the transient analysis for the same parameters as for simulation. In this case the measured slew rate is $\mathrm{SR}+=35.73 \mathrm{~V} / \mu \mathrm{sec}$ and SR- $=43.87 \mathrm{~V} / \mu$ sec. Fig. 6.25 shows the microphotograph of the fabricated circuit.

As mentioned before, in the conventional buffer in Fig. 6.3, as the power supply increases linearly, the bias current in the output stage increases exponentially as shown in Fig. 6.2. This represents a considerable power consumption.


Figure 6.21: Currents in the output stage showing the Class AB operation of circuit in Fig. 6.17.


Figure 6.22: Frequency response of the circuit in Fig. 6.17.


Figure 6.23: a) Output voltage and b) output current of the circuit in Fig. 6.17 when performing a transient analysis using a $1 V_{p p}$ at 5 MHz .


Figure 6.24: Experimental results of the output voltage of the circuit in Fig. 6.17 when performing a transient analysis using a $1 V_{p p}$ at 500 kHz .


Figure 6.25: Microphotograph of the fabricated circuit in Fig. 6.17, $230 \mu \mathrm{~m} x$ $138 \mu \mathrm{~m}$.

Observe, from Fig. 6.18, that in the proposed circuit in Fig. 6.17 the bias current in the output stage remains constat, with a slight variation due to channel length modulation. This enhances the power consumption dramatically, especially for designs where for large power supply voltages.

## 7 COMPARISON

Previous chapters have shown the implementation of the technique described in Chapter 3 to achieve a well controlled bias current in the output stage under static conditions. However, it is desirable to implement these amplifiers in a functional system so as to observe improved performance.

As mentioned in the beginning of this document, Class AB amplifiers are commonly used in applications that isolate a low-power signal from a load that might distort it, such as a low-resistive or high-capacitive load.

## R-2R Digital-to-Analog Converter

The first system used to observe the functionality of the amplifiers is a 4 -bit R-2R Digital-to-Analog Converter [3] with sign control bit for positive and negative reference voltages, shown in Fig. 7.1. This converter presents a resistive load to be driven by the output amplifiers. In this design the conventional opamps set the voltage $R_{\text {ref+ }}$ and $V_{\text {ref- }}$ to the corresponding resistor. This sets the currents through the resistors to $I_{B-}=\left(V_{d d}-V_{r e f-}\right) / R$ and $I_{B+}=\left(V_{r e f+}-V_{s s}\right) / R$. Consequently, this current is copied to the rest of the branches, which sense a binary weighted current. This current is loaded either from Gnd or from the amplifier under test through the switches. The transistors used as switches have a size of $(w / l)_{P M O S}=26 \mu / 1.2 \mu m$ and $(w / l)_{N M O S}=9 \mu / 1.2 \mu m$, the resistor has a value


Figure 7.1: R-2R Digital-to-Analog Converter.
of $\mathrm{R}=1 \mathrm{k} \Omega$, the supply voltage is $V_{d d}-V_{s s}=5 \mathrm{~V}, I_{B}=100 \mu \mathrm{~A}$, a capacitive load $C_{L}=30 \mathrm{pF}$ and the opamps are conventional two-stage amplifiers.

For this system the transfer function is given by:

$$
\begin{equation*}
V_{\text {out }}=\frac{-R_{o} \cdot V_{\text {ref }}}{2 R} \cdot\left[\frac{b_{0}}{2^{0}}+\frac{b_{1}}{2^{1}}+\ldots+\frac{b_{n}}{2^{n}}\right] \tag{7.1}
\end{equation*}
$$

Figs. 7.2(a) and (b) show the operation of the common two-stage amplifier in Fig. 4.1 and the Class AB opamp with floating current sources in Fig. 2.31 respectively. Fig. 7.3 (a) and (b) show the operation of the 2 -stage and 3 -stage amplifiers in Figs. 4.3 and 4.11, respectively. Fig. 7.4(a) and (b) show the operation of the amplifier in Fig. 5.13 using the floating batteries in Figs. 5.3 and 5.5, respectively. Fig. 7.5(a) and (b) show the operation of the buffers in Figs. 6.7 and 6.17, respectively.


Figure 7.2: R-2R Digital-to-Analog Converter using a) the common 2-stage opamp in Fig. 4.1 and b) the Class AB opamp with floating current sources in Fig. 2.31.


Figure 7.3: R-2R Digital-to-Analog Converter using the opamps a) in Fig. 4.3 and b) in Fig. 4.11.

Observe that all the amplifiers were operational when tested in the Digital-to-Analog Converter. Some of them switch from the previous state to the next faster that others, although it is difficult to visualize this as every step is considerably small. Therefore, the switching time is analyzed as the slew rate. A comparison of the slew rate between the amplifiers is studied later in this chapter.


Figure 7.4: R-2R Digital-to-Analog Converter with an opamp using the floating batteries a) in Fig. 5.3. and b) in Fig. 5.5


Figure 7.5: R-2R Digital-to-Analog Converter using buffers a) in Fig. 6.7 and b) in Fig. 6.17.

## Charge Redistribution Digital-to-Analog Converter

The second system we used to observe the functionality of the amplifiers is a charge-redistribution Digital-to-Analog Converter [3], as shown in Fig. 7.6, which presents a capacitive load to be driven by the output amplifiers. In this design the size of the transistors used as switches are the same as in the previous


Figure 7.6: Charge redistribution Digital-to-Analog Converter.
case. Also, it has a capacitance $\mathrm{C}=1 \mathrm{pF}$, a load capacitance $C_{L}=30 \mathrm{pF}$ and the supply voltage is $V_{d d}-V_{s s}=5 \mathrm{~V}$. Observe there are switches from nodes $a, b$ and $c$, to short them to Gnd before the converter is operated. This is to eliminate any charge trapped as these are floating nodes due to the capacitors.

For this system the transfer function is given by:

$$
\begin{equation*}
V_{\text {out }}=V_{\text {ref }}\left[\frac{b_{0}}{2^{0}}+\frac{b_{1}}{2^{1}}+\ldots+\frac{b_{n}}{2^{n}}\right] \tag{7.2}
\end{equation*}
$$

Fig. 7.7 (a) and (b) show the operation of the common two-stage amplifier in Figs. 4.1 and 2.31 respectively. Figs. 7.8(a) and (b) show the operation of the 2-stage and 3 -stage amplifiers in Figs. 4.3 and 4.11, respectively. Fig. 7.9(a) and (b) show the operation of the amplifier in Fig. 5.13 using the floating batteries in Figs. 5.3 and 5.5, respectively. Fig. 7.10(a) and (b) show the operation of the buffers in Figs. 6.7 and 6.17, respectively.


Figure 7.7: Charge redistribution Digital-to-Analog Converter using a) the common 2-stage opamp in Fig. 4.1 and b) the Class AB opamp with floating current sources in Fig. 2.31.


Figure 7.8: Charge redistribution Digital-to-Analog Converter using the opamps a) in Fig. 4.3 and b) in Fig. 4.11.

Again, observe that all the amplifiers were operational when tested in the charge redistribution Digital-to-Analog Converter. Some of them switch from the previous state to the next faster than others, although it is difficult to visualize this as every step is considerably small. Therefore, the switching time is analyzed as the slew rate. A comparison of the slew rate between the amplifiers is studied next.


Figure 7.9: Charge redistribution Digital-to-Analog Converter with an opamp using the floating batteries a) in Fig. 5.3. and b) in Fig. 5.5.


Figure 7.10: Charge redistribution Digital-to-Analog Converter using buffers a) in Fig. 6.7 and b) in Fig. 6.17.

## Slew Rate

When an amplifier is used in a system such as a D/A converter, the response time of the amplifier for a given load becomes critical for the overall performance of the entire system. To determine the speed of each amplifier to settle the output to a given voltage, the slew rate and settling time were evaluated. Fig. 7.11 shows


Figure 7.11: Slew rate of amplifier in a) Fig. 4.1, b) Fig. 2.31, c) Fig. 4.3, d) Fig. 4.11, e) Fig. 5.3, f) Fig. 5.5, g) Fig. 6.7 and h) Fig. 6.17 with an input signal of 500 MHz . A DC voltage offset was added intentionally.
a comparison of the results obtained for the slew rate of each of the amplifiers when a square wave of $1 V_{p p}$ at 500 KHz was used. An intentional DC voltage offset was added for visualization purposes. Table 7.1 shows a detailed comparison of the measured values. As mentioned before, a capacitor $C_{L}=30 p F$ was used as a load. In this case the load capacitance is two times the load used to test the amplifiers separately in previous chapters. This is to test the capability of the amplifiers to provide the desired voltage when driving a larger load. An input signal of 5 MHz was used for the LSB bit.

Table 7.1: Comparison of the Slew Rate of the amplifiers.

|  | Amplifier | $\mathrm{SR}+(\mathrm{V} / \mu \mathrm{sec})$ | SR- $(\mathrm{V} / \mu \mathrm{sec})$ |
| :---: | :---: | :---: | :---: |
| a) | Common 2-stage opamp | 10.21 | 4.71 |
| b) | Class AB w/floating I's in Fig. 2.31 | 10.65 | 8.1 |
| c) | 2-stage Class AB opamp in Fig. 4.3 | 4.01 | 5.83 |
| d) | 3-stage Class AB opamp in Fig. | 4.11 | 23.06 |
| e) | Opamp using dual battery in Fig. 5.3 | 4.77 | 21.7 |
| f) | Opamp using dual battery in Fig. 5.5 | 4.79 | 4.73 |
| g) | Class AB output buffer in Fig. 6.7 | 28.8 | 23.73 |
| h) | Class AB output buffer in Fig. 6.17 | 42.12 | 48.5 |

Table 7.2: Comparison of the settling time of the amplifiers.

|  | Amplifier | $t_{\text {set }}(+)(n \mathrm{sec})$ | $t_{\text {set }}(-)(\mathrm{nsec})$ |
| :---: | :---: | :---: | :---: |
| a) | Common 2-stage opamp | 170.7 | 478 |
| b) | Class AB w/floating I's in Fig. 2.31 | 188.4 | 193.8 |
| c) | 2-stage Class AB opamp in Fig. 4.3 | 474.4 | 275 |
| d) | 3-stage Class AB opamp in Fig. 4.11 | 260.9 | 275 |
| e) | Opamp using dual battery in Fig. 5.3 | 272 | 294 |
| f) | Opamp using dual battery in Fig. 5.5 | 278.4 | 288 |
| g) | Class AB output buffer in Fig. 6.7 | 26.6 | 104 |
| h) | Class AB output buffer in Fig. 6.17 | 96.2 | 105 |

From the results above we see that the fastest amplifiers are the ones with three gain stages, that is, the circuits in Figs. 6.17 and 4.11, shown in Figs. 7.11(a) and (b), respectively. It can be seen that these two amplifiers have a considerable enhancement of the slew rate compared to the rest of the amplifiers. This represents an enhancement over the conventional amplifier from Fig. 4.1 of around 5 for the amplifier in Fig. 6.17 and 2 for the amplifier in Fig. 4.11. The amplifier in Fig. 6.7 is the next fastest circuit with an enhancement of around 3 over the conventional amplifier. The amplifier that uses the batteries in Figs. 5.3 and 5.5 have a lower speed but they have a symmetrical rising and falling slew
rates of around $4.7 \mathrm{~V} / \mu \mathrm{sec}$. We expect the same behavior from the amplifier in Fig. 6.7. Fig. 7.11(d) shows the operation of the conventional amplifier from Fig. 4.1, with a slew rate of $\mathrm{SR}+=10.2 \mathrm{~V} / \mu \mathrm{sec}$ and $\mathrm{SR}-=4.7 \mathrm{~V} / \mu \mathrm{sec}$. Note from Fig. 7.11 that the raising of the conventional amplifier is even faster than some of the proposed amplifiers, although the falling shows a considerable limitation, whereas the proposed schemes show an improved falling. This can also be verified in Table 7.2, which shows the settling time of the amplifiers. Here one can see that the falling settling time of the conventional amplifier, $t_{s-}$ is very poor.

## Headphone speaker

It is also desirable to obtain a very low output impedance from the amplifier when connected in a feedback configuration in order to avoid deviations of the output voltage with respect to the input when driving a very low resistive load.

Therefore, the third method we used to observe the functionality of the amplifiers is driving a headphone speaker, simulated as a resistive load $R_{L}=32 \Omega$, as shown in Fig. 7.12 38. Fig. 7.13 shows the response of each of the amplifiers. A square wave input signal of $1 V_{p p}$ at 50 KHz was used. An intentional time delay was added for visualization purposes.

In each case the output impedance of the amplifiers is given by the expression:

$$
\begin{equation*}
Z_{o}=\frac{\partial V_{o}}{\partial I_{O}} \tag{7.3}
\end{equation*}
$$



Figure 7.12: Amplifier driving a resistive load.


Figure 7.13: Response to resistive load of amplifier in a) Fig. 4.1, b) Fig. 2.31, c) Fig. 4.3, d) Fig. 4.11, e) Fig. 5.3, f) Fig. 5.5, g) Fig. 6.7 and h) Fig. 6.17. A time delay was added intentionally.
which is the ratio between the deviation of the output voltage $\delta V o$ and the current being sourced or sank at the output node. Table 7.1 shows a comparison of the output impedance of the amplifiers.

Table 7.3: Comparison of the output impedance of the amplifiers.

|  | Amplifier | $Z_{o}(+)(\mathrm{V} / \mathrm{A})$ | $Z_{o}(-)(\mathrm{V} / \mathrm{A})$ |
| :---: | :---: | :---: | :---: |
| a) | Common 2-stage opamp | 2.76 | 2118.54 |
| b) | Class AB w/floating I's in Fig. 2.31 | 0.12 | 0.15 |
| c) | 2-stage Class AB opamp in Fig. 4.3 | 6.31 | 5.55 |
| d) | 3-stage Class AB opamp in Fig. 4.11 | 0.11 | 0.12 |
| e) | Opamp using dual battery in Fig. 5.3 | 15.96 | 86.43 |
| f) | Opamp using dual battery in Fig. 5.5 | 16.04 | 86.34 |
| g) | Class AB output buffer in Fig. 6.7 | 2.76 | 6.92 |
| h) | Class AB output buffer in Fig. | 6.17 | 0.064 |

From the results above we analyzed by what ratio the output of each amplifier deviates from the ideal value. This property is strongly related with the gain of the amplifier. Observe from Fig. 7.12 that the amplifier is connected as voltage follower, where the output is connected to the inverting input. The capability of the amplifier to maintain the voltage between the two inputs close to each other, when a large current is being delivered at the output node, depends on the open-loop gain of the amplifier. This defines the output impedance of the amplifier. The lower the impedance the amplifier offers at the output node, the more accurate the amplifier follows the ideal value. Observe that Figs. 7.13 (f) and $(\mathrm{g})$ are the three-stage amplifiers in Figs. 6.17 and 4.11, respectively, and are capable to follow the ideal value better than any other design for positive and negative values, with a deviation $\delta \mathrm{V}$ of around 0.001 V . They are followed by Figs.
7.13(a) and (e), which are the amplifiers in Figs. 6.17 and 4.3, respectively. They have a $\delta \mathrm{V}$ of around 0.06 V . Finally, Figs. 7.13 (c) and (d) are the plots of an amplifier when the batteries in Figs. 5.3 and 5.5 are used. They have a deviation of $\delta \mathrm{V}=0.1666 \mathrm{~V}$. Note that the plot of the conventional amplifier, shown in Fig. 7.13(b) approaches to ideal voltage more than some of the proposed designs for a positive input. Although, for negative input it reaches a value of 0.0074 V , which gives a $\delta \mathrm{V}=0.5926$. In practice, this value is very high, and shows a very poor output impedance for negative values, whereas the proposed schemes show a considerable enhancement. The best case -the amplifier in Fig. 6.17 enhances this value by a factor of 165,000 and the worst case -the amplifiers in Figs. 5.3 and 5.5- enhances this value in a factor 24.5.

Table 7.4 shows a comparison of the parameters used in the design of all the amplifiers such as number of transistors, silicon area, power dissipation, minimum power supply requirements and information from the frequency response analysis.

## Mismatched parameters

Again, observe that the implementation of the proposed control circuit explained in Chapter 3 on all the amplifiers described in previous chapters is based on the copy of part of the circuit. Then the conditions of the replicated circuit are transferred to the operational part. Therefore, it is desired to have equal

Table 7.4: Comparison of the parameters of the amplifiers, where a) conventional opamp in Fig. 4.1, b) Class AB opamp using floating current sources in Fig. 2.31, c) 2-stage opamp in Fig. 4.3 and d) 3-stage opamp in Fig. 4.11, e) battery in Fig. 5.3 , f) battery in Fig. 5.5, g) Class AB buffer in Fig. 6.7 and h) Class AB buffer in Fig. 6.17.

| Amp | \# M's | area <br> $(\mu \mathrm{mx} \mu \mathrm{m})$ | Current <br> $\left(\mathrm{x}_{B}\right)$ | Minimum <br> $V_{d d}-V_{s s}$ | $A_{v}$ <br> $(\mathrm{~dB})$ | GB <br> $(\mathrm{Hz})$ | Phase <br> margin $\left({ }^{\circ}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a$)$ | 10 | $98 \times 86$ | 4 | 2.5 | 70 | 5 | 70 |
| b$)$ | 34 | $205 \times 138$ | 12 | 2.5 | 104 | 10 | 45 |
| c$)$ | 38 | $230 \times 138$ | 15 | 2.5 | 110 | 68 | 52 |
| d) | 88 | $396 \times 174$ | 20 | 2.5 | 69 | 17 | 70 |
| e$)$ | 34 | $120 \times 133$ | $2 I_{B}+5 I_{R}$ | 1 | 70 | 5 | 70 |
| f$)$ | 34 | $120 \times 133$ | $2 I_{B}+5 I_{R}$ | 1 | 70 | 5 | 70 |
| g) | 21 | $220 \times 90$ | 9 | 2.5 | 68 | 5 | 76 |
| h$)$ | 27 | $280 \times 90$ | 12 | 2.5 | 102 | 45 | 55 |

conditions between the replica and the operational circuits. Thus, the parameters between these two parts must be as similar as possible.

Although, it is not possible to have the exact parameters as the fabrication process introduces a certain percentage of mismatch between the devices. For this constrain several techniques are utilized in the process of developing the layout of the circuit, such as common centroid and interdigitation. These techniques minimize the mismatch introduced by the fabrication process, but still it typically introduces an error of $2 \%$ between devices. Therefore, it is of interest to determine the effect of this mismatch in the bias current in the output stage. Table 7.5 shows the most sensitive devices in each of the amplifiers discussed in previous chapters and the ratio the bias current is increased by when a mismatch of $2 \%$ is introduced to these devices.

Table 7.5: Comparison of the bias current in the output stage when a mismatch of $2 \%$ is introduced in the most critical transistor.

|  | Amplifier | Mismatched <br> Transistor | Ratio $I_{\text {outstg }}^{Q}$ <br> increases |
| :---: | :---: | :---: | :---: |
| a) | Common 2-stage opamp | M7 | 1.021 |
| b) | Class AB w/floating I's in Fig. 2.31 | Mp8,9, Mn8,9 | 1.007 |
| c) | 2-stage Class AB opamp in Fig. 4.3 | M5c | 3.322 |
| d) | 3-stage Class AB opamp in Fig. 4.1 | M5c | 10.015 |
| e) | Opamp using dual battery in Fig. 5.3 | MN+,- | 1.328 |
| f) | Opamp using dual battery in Fig. 5.5 | MN+,- | 1.337 |
| g) | Class AB output buffer in Fig. 6.7 | M2b, M3b | 1.093 |
| h) | Class AB output buffer in Fig. 6.17 | M3a,b | 1.036 |

## 8 CONCLUSIONS

In this dissertation, the implementation of the biasing technique described in Chapter 3 on various Class AB amplifiers has been presented. This technique consists in making a replica of part of the circuit, and having it operate under the desired bias conditions to obtain the proper state for the output devices in the operational part.

In addition, the application of the amplifiers used to implement this technique in different analog systems has been discussed. These systems include those which represent a low-resistive or high-capacitive load. For this purpose we used an R-2R Digital-to-Analog Converter, a charge redistribution Digital-to-Analog Converter and a headphone speaker.

Simulation and experimental demonstrations are given for the circuits using fabricated prototypes. The enhancements achieved by the proposed circuits yield the following characteristics:
a) An efficient implementation of a two-stage amplifier based on a quiescentcondition control circuit to provide Class AB operation at very high frequencies was presented in Chapter 4. Also, the implementation of a three-stage amplifier using the same control circuit was discussed. It was demonstrated with simulation results that the proposed structures can source and sink large currents at the output stage. The proposed circuits show a considerable improvement compared
to the conventional two-stage Class-A opamp. They enhance the slew rate by a factor 5 and the output impedance in a factor 16,500 .
b) A compact and efficient implementation of a battery with dual polarity for the implementation of Class AB output stages based on the combination of positive and negative batteries was described in Chapter 5. It was demonstrated with simulation results that the proposed battery can adopt positive and negative polarities and it can operate with a supply voltage as low as the threshold voltage of one transistor. This implementation enhances the performance of the slew rate of the amplifier in a factor 1.2 and the output impedance in a factor of 25 .
c) Two efficient implementations of a Class AB buffer based on a comparison between the current in the output stage against the bias current was presented in Chapter 6. It was demonstrated with simulation results that the proposed technique controls the quiescent current of the devices in the output stage, making them complementary to the biasing current $I_{B}$ for $\left|I_{o}\right|<I_{B}$ regardless of the value of the supply voltages. Note that we have not lost the capability of providing a large sourcing or sinking current for driving large capacitive or low resistive loads at the output. It was also proven that for one of the cases the buffer operates with very high open-loop gain and at a very high unity-gain frequency, offering very high positive and negative slew rates compared to the conventional two-stage opamp. They enhance the performance of the slew rate in a factor of 5 compared to the conventional amplifier, and the output impedance in a factor of 165,000 .

Future work includes the implementation of the control circuit in other Class AB topologies to verify the capability of the proposed design to be implemented. As well as the design of 3-gain-stage amplifiers with reduced size of compensating capacitor.

APPENDIX

## APPENDIX A.

The amplification stage is very important in analog design to enhance weak signals for post processing. In this section we describe some of the amplifying configurations that can be achieved with the transistor, which can be characterized according to the input terminal, output terminal and common terminal (signal ground)

## Common Source

Figure A. 1 shows the diagram of the Common Source [1, 2, 3]. Observe that the Gate is used as the input terminal, the Drain as the output terminal and the Source is connected to $V_{s s}$ which behaves as the common terminal (signal ground).


Figure A.1: Common Source configuration.


Figure A.2: Small signal model of the Common Source.

Figure A. 2 shows the small signal model; here the output impedance and the gain are given by the expressions:

$$
\begin{align*}
R_{o u t} & =R_{D} \| r_{o}  \tag{A.1}\\
A_{v} & =\frac{v_{\text {out }}}{v_{\text {in }}}=\frac{i R_{\text {out }}}{v_{\text {in }}}=\frac{-g_{m} v_{g s}\left(R_{D} \| r_{o}\right)}{v_{g s}}=-g_{m}\left(R_{D} \| r_{o}\right) \tag{A.2}
\end{align*}
$$

Intuitively, we can deduct that the gain of the Common Source is given by the impedance in the Drain terminal divided by the impedance in the Source terminal (in many cases this configuration is used connecting this terminal to a signal ground, so the only impedance is the $1 / g_{m}$ of transistor M1).

## Common Drain

Figure A. 3 shows the diagram of the Common Drain configuration [1, 2, 3]. Observe that the Gate is used as the input terminal, the Source is the output terminal and the Drain is connected to $V_{d d}$ which behaves as the common terminal (signal ground).


Figure A.3: Common Drain configuration.


Figure A.4: Small signal model of the Common Drain.

Figure A. 4 shows the small signal model; the output impedance is given by the expression:

$$
\begin{equation*}
R_{o u t}=\frac{v_{y}}{i_{y}}=\frac{1}{\left(g_{m}+\frac{1}{r_{o}}\right)}=\frac{1}{g_{m}} \| r_{o} \cong \frac{1}{g_{m}} \tag{A.3}
\end{equation*}
$$

And we know that

$$
\begin{align*}
i_{T} & =-g_{m} v_{g s}+\left(\frac{v_{y}}{r_{o}}\right) \\
& =+g_{m} v_{y}+\left(\frac{v_{y}}{r_{o}}\right)  \tag{A.4}\\
v_{o} & =g_{m} v_{g s} r_{o} \tag{A.5}
\end{align*}
$$

$$
\begin{equation*}
v_{i}=\frac{v_{o}}{g_{m} r_{o}}+v_{o} \tag{A.6}
\end{equation*}
$$

Therefore, the gain is given by the expression:

$$
\begin{align*}
A_{v} & =\frac{v_{o}}{v_{i}} \\
& =\frac{1}{1+\left(\frac{1}{g_{m} r_{o}}\right)} \tag{A.7}
\end{align*}
$$

Notice that the voltage at the output terminal is approximately the voltage at the input. For this reason, this configuration is also known as the "Voltage Follower" or "Source Follower," and is used to drive weak signals that might be attenuated when being processed.

## Cascode Amplifier

Consider the current-voltage equation when a MOSFET operates in saturation. According to the square law, the designer selects the size of the transistor and, by the choice of $V_{G S}$, manipulates the current (the rest of the parameters are constants given by the technology). Unfortunately, there is another term that is not always considered for practical purposes. This term is described in the expression:

$$
\begin{equation*}
I_{o}=\frac{1}{2} \mu C_{o x}\left(V_{G S}-V_{T}\right)^{2}\left(1+\lambda \cdot V_{D S}\right) \tag{A.8}
\end{equation*}
$$

It shows the effect known as Channel Length Modulation (lambda). This equation describes that the current is not controlled by the length of the transistor, but by


Figure A.5: Cascode amplifier.


Figure A.6: Cascode amplifier using a testing voltage source for analysis.
the length of the channel formed between the Drain and Source terminals, which at the same time depends on the voltage between these two terminals.

To eliminate the lambda effect, we must consider a scheme that maintains the voltage $V_{D S}$ constant and makes the current $I_{D}$ depend on the voltage $V_{G S}$ only. Consider the circuit in Figure A. 5 where we have two transistors in series; this is known as cascoding [1, 2, 3]. This cell is very useful when using current mirrors and a very accurate copy of the $V_{G S}^{Q}$ is required.


Figure A.7: Small signal model of circuit in Figure A.6.

To analyze the output impedance of the circuit we connect a testing voltage source at the output as shown in Figure A. 6 and perform the small signal analysis as shown in Figure A.7.

Observe that the DC voltage sources become a short circuit to ground in small-signal analysis. Also, the voltage $V_{g s 1}=0$. Therefore, the dependent current source of M1 is not shown in the schematic. We know that the gain of a single transistor, in common-source configuration, is given by

$$
\begin{equation*}
A_{v}^{N}=\frac{v_{o}}{v_{i}}=\frac{g_{m 2} V_{G S} r_{o}}{V_{G S}}=g_{m 2} r_{o} \tag{A.9}
\end{equation*}
$$

From the circuit in Figure A. 7 we get the expression

$$
\begin{align*}
& I_{T}= g_{m 2} V_{G S M 2}+I_{r_{o 2}}=-g_{m 2} V_{x}+\left(V_{T}-V_{x}\right) g_{o 2}  \tag{A.10}\\
& \Rightarrow g_{o 2}=\frac{1}{r_{o 2}} \\
& V_{x}= I_{T} r_{o 1} \Rightarrow I_{T}=V_{x} g_{o 1}  \tag{A.11}\\
& V_{x} g_{o 1}=-g_{m 2} V_{x}+\left(V_{T}-V_{x}\right) g_{o 2}  \tag{A.12}\\
& V_{x}= V_{T} \cdot \frac{g_{o 2}}{g_{o 1}+g_{o 2}+g_{m 2}}  \tag{A.13}\\
& 157
\end{align*}
$$



Figure A.8: Cascode amplifier and effect in output impedance when having one, two and three transistors in series.

$$
\begin{align*}
I_{T} & =\frac{g_{o 2} \cdot g_{o 1}}{g_{o 1}+g_{o 2}+g_{m 2}} \cdot V_{T}  \tag{A.14}\\
R_{o u t} & =\frac{V_{T}}{I_{T}}=\frac{g_{o 1}+g_{o 2}+g_{m 2}}{g_{o 2} \cdot g_{o 1}} \\
& =\frac{1}{g_{o 2}}+\frac{1}{g_{o 1}}+\frac{g_{m 2}}{g_{o 2} \cdot g_{o 1}} \\
& =r_{o 2}+r_{o 1}+g_{m 2} \cdot r_{o 2} \cdot r_{o 2} ; \Rightarrow g_{m 2} \cdot r_{o 2}=A_{v M 2}  \tag{A.15}\\
& \cong A_{v M 2} \cdot r_{o 1} \tag{A.16}
\end{align*}
$$

This relation describes that the output impedance of M1 is enhanced approximately by the gain of transistor M2. Therefore, if we connect another transistor M3 in series, as shown in Figure A.8, the impedance at the output of that transistor is also enhanced by the gain of M3, as shown in Figure A.9.


Figure A.9: Behavior of circuit in Figure A. 8 with one, two and three transistors in series.

With this design we eliminate the lambda effect. This behavior is described in Figure A.3.5. Notice that we get a more constant behavior of $I_{D}$ for variations in $V_{D S}$ when using more transistors for cascoding.

## Diode Connected Transistors

Figure A. 10 shows the Diode-connected NMOS transistor [1,2,3,3, which is very useful in analog design, especially for current mirrors. Observe that here we have a connection between the Drain and Gate terminals, creating a two-terminal device. The Drain will change its voltage to adjust the $V_{G S}$ according to the requirements of $I_{D}$. This is very useful for current mirrors when one is copying a biasing or signal current to another branch.


Figure A.10: NMOS transistor as diode connected.


Figure A.11: Small signal model of the diode connected transistor.

Figure A. 11 shows the small signal model. Observe that the impedance between Drain and Source is given by the relation

$$
\begin{align*}
Z_{\text {current source }} & =\frac{V_{D S}}{i_{D S}}=\frac{v_{g s}}{g_{m} v_{g s}}=\frac{1}{g_{m}}  \tag{A.17}\\
Z_{D S} & =\frac{1}{g_{m}} \| r_{o 1} \cong \frac{1}{g_{m}} \tag{A.18}
\end{align*}
$$

The impedance of this two-terminal device is $R=1 / g_{m}$; this is very useful for current mirrors and to implement resistive loads.

## Compensation of a Two-Stage Amplifier

The study of amplifiers indicates that two-stage opamps may become unstable if the output voltage swing is maximized. Therefore, frequency compensation of these opamps is required [1,2].


Figure A.12: Conventional two-stage amplifier.

Consider the circuit shown in Fig. A.12, where $g m 1$ and $g m 2$ are the transconductance of the amplifiers, $1 / g_{1}$ and $1 / g_{2}$ are the output impedance of the amplifiers, and $C_{L}$ is the load capacitance. We identify two poles, one at node 1 and anther one at node 2 . We know that the bandwidth of a given node depends on the small signal impedance and capacitance seen from that node to signal ground, whether physical ground or either one of the rails. Even if the capacitance at these two nodes may seem small, the small signal resistance is quite large. This is desired in some cases to achieve high voltage gain. However, this causes low-frequency poles at both of these nodes. Consequently, the circuit exhibits two dominant poles.

Due to high gain, opamps are commonly used with negative feedback to avoid saturation. This causes the signal to have a $180^{\circ}$ phase shift as it is back to the circuit. In addition, each pole introduces an extra $90^{\circ}$ phase shift. If two poles introduce an extra $180^{\circ}$, it would have a total of $360^{\circ}$ shift in the phase. This results in positive feedback, and this causes oscillation and therefore in-stability.

Therefore, it is required to have the effect of only one pole in the signal path before the magnitude goes to zero when the frequency is increased. The

(b)

Figure A.13: a)Magnitude and b)phase of the output of a two-stage amplifier as the dominant pole is moved towards the origin.
magnitude and phase plots are shown in Fig. A.13. As described before, as the dominant pole is moved towards the origin, the magnitude decreases to zero before the first non-dominant pole introduces phase shift. With this, we avoid the feedback signal to reach $180^{\circ}$ of phase shift, thus preventing oscillation.

Observe that as we move the dominant pole towards the origin, the magnitude of the gain drops before the first non-dominant pole contributes significant phase shift. To move the dominant pole towards the origin, sometimes a large


Figure A.14: Two-stage amplifier with Miller compensation network.


Figure A.15: Pole-splitting effect of the two-stage amplifier.
capacitance is required. An efficient way to achieve this is by compensating the opamp using Miller's Theorem, as shown in Fig. A. 14

Miller's Theorem effectively places a large capacitance at node 2, of the value $C_{C}\left(1-A_{v_{1}}\right)$, moving the corresponding pole to $g_{2} /\left[C_{C}\left(1-A_{v_{1}}\right)\right]$. This effect is known as pole-splitting, and is shown in Fig. A.15.

This pole-zero effect and phase can also be seen in the magnitude-phase plot, as shown in Fig. A.16.


Figure A.16: Pole-zero effect of the two-stage amplifier seen in the magnitudephase plot, showing a) $A_{v}^{\text {tot }}$, b) $A_{v_{1}}$, c) $A_{v_{2}}$ and d)phase.

The small signal analysis is as follows: the amplification provided by $g_{m 1}$ is given by the expression:

$$
\begin{equation*}
A_{v_{1}}=\frac{V_{1}}{V_{2}}=-g_{m 1} Z_{1} \tag{A.19}
\end{equation*}
$$

The parallel combination of the impedances found at node 1 and the Miller compensation network composed by $C_{C}$ and $R_{C}$ results in an impedance equivalent to:

$$
\begin{equation*}
Z_{1}=\frac{1}{s C_{L}}\left\|\frac{1}{g_{1}}\right\|\left[\frac{1}{s C_{C}}+R_{C}\right] \cdot\left[\frac{1}{1-\frac{1}{A_{v_{1}}}}\right] \tag{A.20}
\end{equation*}
$$

Therefore we obtain:

$$
\begin{equation*}
A_{v_{1}}=\frac{-g_{m 1}\left(1+s C_{C} R_{C}\right)+s C_{C}}{\left(1+s C_{C} R_{C}\right)\left(s C_{L}+g_{1}\right)+s C_{C}} \tag{A.21}
\end{equation*}
$$

Now, the gain provided by $g_{m 2}$ is given by:

$$
\begin{equation*}
A_{v_{2}}=\frac{V_{2}}{V_{i}}=-g_{m 2} Z_{2} \tag{A.22}
\end{equation*}
$$

The parallel combination of the impedances found at node 2 and the Miller compensation network composed by $C_{C}$ and $R_{C}$ results in an impedance equivalent to:

$$
\begin{equation*}
Z_{2}=\frac{1}{g_{2}} \|\left[\frac{1}{s C_{C}}+R_{C}\right] \cdot\left[\frac{1}{1-A_{v_{1}}}\right] \tag{A.23}
\end{equation*}
$$

Therefore, we obtain:

$$
\begin{equation*}
A_{v_{2}}=\frac{-g_{m 2}\left(1+s C_{C} R_{C}\right)}{g_{2}\left(1+s C_{C} R_{C}\right)+s C_{C}\left(1-A_{v_{1}}\right)} \tag{A.24}
\end{equation*}
$$

Thus, the overall gain is given by

$$
\begin{align*}
A_{v} & =A_{v_{1}} \cdot A_{v_{2}} \\
& =\left(\frac{g_{m 1}}{g_{1}}\right) \cdot\left(\frac{g_{m 2}}{g_{2}}\right) . \tag{A.25}
\end{align*}
$$

From this analysis, we observe that this amplifier has poles at nodes 1 and 2 given by:

$$
\begin{align*}
& \omega_{p 1} \approx \frac{g_{1}}{C_{L}}=\frac{1}{r_{o 1} C_{L}}  \tag{A.26}\\
& \omega_{p 2} \approx \frac{g_{2}}{A_{v_{2}} \cdot C_{C}}=\frac{1}{r_{o 2}\left(A_{v_{2}} \cdot C_{C}\right)} \tag{A.27}
\end{align*}
$$



Figure A.17: Three-stage amplifier with Miller compensation network.

Also, a zero

$$
\begin{equation*}
\omega_{z} \approx \frac{1}{C_{C}\left(\frac{1}{g_{m 1}}-R_{C}\right)} \tag{A.28}
\end{equation*}
$$

## Compensation of a Three-Stage Amplifier

In the same manner as we analyzed the two-stage amplifier, we require a compensated system when the amplifier consists of three gain stages, such as the one shown in Fig. A.17.

It was demonstrated in [39], that a three-stage amplifier can be effectively compensated if a compensating network is included in the second stage. The pole-splitting effect is described in Fig. A.18. As a note, the zero generated by $R_{C}$ is utilized to cancel the pole generated in the consecutive gain stage $\omega_{p 2}$, as described in the following small signal analysis.

Again, the pole-zero effect can also be seen in the magnitude-phase plot, shown in Fig. A.19.


Figure A.18: Pole-splitting effect of the three-stage amplifier.


Figure A.19: Pole-zero effect of the three-stage amplifier seen in the magnitudephase plot, showing a) $A_{v}$, b) $A_{v_{1}}$, c) $A_{v_{2}}$, d) $A_{v_{3}}$ and e)phase.

Following the same analysis as in the case of the two-stage amplifier, the gain from $g_{m 1}$ is given by:

$$
\begin{equation*}
A_{v_{1}}=\frac{V_{1}}{V_{2}}=-g_{m 1} Z_{1} \tag{A.29}
\end{equation*}
$$

The parallel combination of the impedances at node 1 gives an equivalent impedance given by

$$
\begin{equation*}
Z_{1}=\frac{1}{s C_{L}} \| \frac{1}{g_{1}} \tag{A.30}
\end{equation*}
$$

Therefore, we obtain:

$$
\begin{equation*}
A_{v_{1}}=\frac{-g_{m 1}}{g_{1}+s C_{L}} \tag{A.31}
\end{equation*}
$$

The amplification provided by $g_{m 2}$ is given by the expression:

$$
\begin{equation*}
A_{v_{2}}=\frac{V_{2}}{V_{3}}=-g_{m 2} Z_{2} \tag{A.32}
\end{equation*}
$$

The parallel combination of the impedances found at node 2, and the Miller compensation network composed by $C_{C}$ and $R_{C}$ results in an impedance equivalent to:

$$
\begin{equation*}
Z_{2}=\frac{1}{g_{2}} \|\left[\frac{1}{s C_{C}}+R_{C}\right] \cdot\left[\frac{1}{1-\frac{1}{A_{v_{2}}}}\right] \tag{A.33}
\end{equation*}
$$

Therefore, we obtain:

$$
\begin{equation*}
A_{v_{2}}=\frac{-g_{m 2}\left(1+s C_{C} R_{C}\right)+s C_{C}}{\left(1+s C_{C} R_{C}\right) g_{2}+s C_{C}} \tag{A.34}
\end{equation*}
$$

Now, the gain provided by $g_{m 3}$ is given by:

$$
\begin{equation*}
A_{v_{3}}=\frac{V_{3}}{V_{i}}=-g_{m 3} Z_{3} \tag{A.35}
\end{equation*}
$$

The parallel combination of the impedances found at node 3 and the Miller compensation network composed by $C_{C}$ and $R_{C}$ results in an impedance equivalent to:

$$
\begin{equation*}
Z_{2}=\frac{1}{g_{3}} \|\left[\frac{1}{s C_{C}}+R_{C}\right] \cdot\left[\frac{1}{1-A_{v_{2}}}\right] \tag{A.36}
\end{equation*}
$$

Therefore, we obtain:

$$
\begin{align*}
A_{v_{3}} & =\frac{-g_{m 3}\left(1+s C_{C} R_{C}\right)}{g_{3}\left(1+s C_{C} R_{C}\right)+s C_{C}\left(1-A_{v_{2}}\right)} \\
& =\frac{-g_{m 3}\left(\left(1+s C_{C} R_{C}\right) g_{1}+s C_{C}\right)}{g_{3}\left(\left(1+s C_{C} R_{C}\right) g_{1}+s C_{C}\right)+s C_{C}\left(g_{1}-g_{m 1}\right)} \tag{А.37}
\end{align*}
$$

Thus, the overall gain is given by

$$
\begin{align*}
A_{v} & =A_{v_{1}} \cdot A_{v_{2}} \cdot A_{v_{3}} \\
& =\left(\frac{g_{m 1}}{g_{1}}\right) \cdot\left(\frac{g_{m 2}}{g_{2}}\right) \cdot\left(\frac{g_{m 3}}{g_{3}}\right) . \tag{A.38}
\end{align*}
$$

From this analysis, we observe that this amplifier has poles at Dominant pole

$$
\begin{equation*}
\omega_{p 1} \approx-\frac{g_{3} g_{2}}{g_{m 2} C_{C}} \tag{А.39}
\end{equation*}
$$

First non-dominant pole

$$
\begin{equation*}
\omega_{p 2} \approx-\frac{g_{m 2} g_{1}}{g_{m 2} C_{L}} \tag{A.40}
\end{equation*}
$$

Second non-dominant pole

$$
\begin{equation*}
\omega_{p 3} \approx-\frac{g_{m 2}}{C_{L_{2}}+C_{L_{3}}} \tag{A.41}
\end{equation*}
$$

Also, a zero

$$
\begin{equation*}
\omega_{z} \approx-\frac{g_{m 2}}{C_{C}\left(R_{C} g_{m 2}-1\right)} \tag{A.42}
\end{equation*}
$$

And the value of $R_{C}$ needed to cancel the first non-dominant pole $\omega_{p 2}$ is

$$
\begin{equation*}
R_{C} \approx \frac{1}{g_{m 2}}\left(\frac{g_{m 2} C_{L}}{g_{1} C_{C}}+1\right) \tag{A.43}
\end{equation*}
$$

## REFERENCES

[1] Adel S. Sedra and Kenneth C. Smith, Microelectronic Circuits, Third Edition, Saunders College Publishing, 1990.
[2] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, New York, 2001.
[3] D. Johns and K. Martin, Analog Integrated Circuit Design, John Wiley \& Sons, Inc., New York, 1997.
[4] Behzad Razavi, RF Microelectronic, Prentice Hall, 1998.
[5] internet: http ://www.bcae1.com/ampclass.htm
[6] internet: http : //www.eng.warwick.ac.uk/staff/elh/
[7] internet: http ://sound.westhost.com/class - a.htm\#class $-a$
[8] internet: http ://www.duncanamps.com/technical/ampclasses.html
[9] internet: http ://www.allaboutcircuits.com/vol $/$ /chpt $_{6} / 10 . h t m l$
[10] internet: http : //hem.passagen.se/communication/clc.html
[11] internet: http://sound.westhost.com/articles/pwm.htm
[12] internet: http : //kabuki.eecs.berkeley.edu/tkc/slides/gsmtalk2/
[13] internet: http : //www.avtechpulse.com/papers/classe/
[14] G. Giustolisi; A. D. Grasso, S. Pennisi, "High-Drive and Linear CMOS Class-AB Pseudo-Differential Amplifier", IEEE Transactions on Circuits and Systems II : Express Briefs, Volume 54, Issue 2, Feb. 2007 Page(s):112-116.
[15] R.G. Carvajal, J. Ramrez-Angulo, A. Lpez-Martin, A. Torralba, J. Galn, A. Carlosena and F. Muoz, "The Flipped Voltage Follower: A useful cell for low-voltage low-power circuit design," IEEE Transactions on Circuits and Systems II, vol. 52, No. 7, 2005, July 2005, pp. 1276-1291.
[16] J. Ramirez-Angulo, R. G. Carvajal, J. A. Galan, A. Lopez-Martin, "A free but efficient low-voltage class-AB two-stage operational amplifier," IEEE Transactions on Circuits and Systems II : Express Briefs, Volume 53, Issue 7, July 2006 Page(s):568-571.
[17] Jia-Liang Chen, Tang-Jung Chiu, Jou, C.F., "A highly Integrated SiGe BiCMOS Class F Power Amplifier for Bluetooth Application," Proc. 2006 International Symposium on VLSI Design, Automation and Test, April 2006 Page(s):1-2.
[18] S. Goto, T. Kunii, T. Oue, K. Izawa, A. Inoue, M. Kohno, T. Oku, T. Ishikawa, "A Low Distortion 25 W Class-F Power Amplifier Using Internally Harmonic Tuned FET Architecture for 3.5 GHz OFDM Applications," Proc. IEEE MTT-S International Microwave Symposium Digest, 2006. June 2006 Page(s):1538-1541.
[19] Feng-Yin Chen, Jiann-Fuh Chen, Ray-Lee Lin, "Low-Harmonic PushPull Class-E Power Amplifier With a Pair of LC Resonant Networks," IEEE Transactions on Circuits and Systems I: Regular Papers, Volume 54, Issue 3, March 2007 Page(s):579-589.
[20] F. J. Ortega-Gonzlez, "Load-Pull Wideband Class-E Amplifier," IEEE Microwave and Wireless Components Letters, Vol. 17, Issue 3, March 2007 Page(s):235-237.
[21] W. Saito, T. Domon, I. Omura, M. Kuraguchi, Y. Takada, K. Tsuda, M, Yamaguchi, "Demonstration of $13.56-\mathrm{MHz}$ class-E amplifier using a highVoltage GaN power-HEMT," IEEE Electron Device Letters, Vol. 27, Issue 5, May 2006 Page(s):326-328.
[22] Hyoung-Seok Oh, Taeksang Song, Euisik Yoon, Choong-Ki Kim, "A powerefficient injection-locked class-E power amplifier for wireless sensor network," IEEE Microwave and Wireless Components Letters, Vol. 16, Issue 4, April 2006 Page(s):173-175.
[23] R. Hogervorst, J.P. Tero, R.G.H. Eschauzier, J.H. Huijsing, "A Compact Power-Efficient 3-V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries," IEEE Journal of Solid - Sate Circuits, vol. SC29, No. 12, pp. 1505-1512, December 1994.
[24] E. Snchez-Sinencio, J. Ramrez-Angulo and B. Linares Barranco, "perational Transconductance Amplifier-Based Nonlinear Function Syntheses," IEEE Journal of Solid Sate Circuits, vol. 24, No. 6, pp. 1576-1586, December 1989.
[25] A. Torralba, R.G. Carvajal, J. Martinez-Heredia and J. Ramirez-Angulo, "Class AB output stage for low voltage CMOS op-amps with accurate quiescent current control," Electronics Letters, vol. 36, No. 21, 12th October 2000, pp. 1753-1754.
[26] J. M. Carrillo, J. F. Duque-Carrillo, G. Torelli, and J. L. Ausn, "Constant-gm Constant-Slew-Rate High-Bandwidth Low-Voltage Rail-to-Rail CMOS Input Stage for VLSI Cell Libraries," IEEE Journal of Solid - State Circuits, (accepted for publication), vol. 38, October 2003.
[27] G. Ferri, N. Guerrini, "High-valued passive element simulation using low-voltage low-power current conveyors for fully integrated applications," IEEE Transactions on Circuits and Systems II : Analog and Digital Signal Processing, Volume 48, Issue 4, April 2001 Page(s):405-409.
[28] H. T. Ng, R. M. Ziazadeh, and D. J. Allstot, "A multistage amplifier technique with embedded frequency compensation," IEEE Journal of Solid State Circuits, vol. 34, no. 3, pp. 339-347, Mar. 1999.
[29] D. M. Monticelli, "A quad CMOS single-supply opamp with rail-to-rail output swing," IEEE Journal of Solid - State Circuits, vol. SC-21, pp. 10261034, Dec. 1986.
[30] W. S. Wu, W. J. Helms, J. A. Kuhn, and B. E. Byrkett, "Digital compatible high-performance operational amplifier with rail-to-rail input and output ranges," IEEE Journal of Solid - State Circuits, vol. 29, pp. 63-66, Jan. 1994.
[31] J. G. Kenney, G. Rangan, K. Ramamurthy, G Temes, "An Enhanced Slew Rate Source Follower", IEEE Journal of Solid - State Circuits, vol. 30, no. 2, pp144-146, Feb 1995.
[32] Fan You, Embabi, S.H.K., Sanchez-Sinencio, E., "Low-voltage class AB buffers with quiescent current control," IEEE Journal of Solid State Circuits, Vol. 33, Issue: 6, Jun 1998, Page(s): 915-920
[33] B. K. Ahuja, P. R. Gray, W. M. Baxter, and G. T. Uehara. "A Programmable CMOS Dual Channel Interface Processor for Telecommunications Applications," IEEE Journal of Solid - State Circuits, Vol. SC-19, pp. 892-899, December 1984.
[34] K. E. Brehmer and J. B. Wieser. "Large- Swing CMOS Power Amplifier," IEEE Journal of Solid-State Circuits, Vol. SC-18, pp. 624-629, December 1983.
[35] H. Khorrarnabadi. "A CMOS Line Driver with 80 dB Linearity for ISDN Applications," IEEE Journal of Solid - State Circuits, Vol. 27, pp. 539544, April 1992.
[36] D. Senderowicz, S. F. Dreyer, J. M. Huggins, C. F. Rahim, and C. A. Laber, "A family of differential NMOS analog circuits for a PCM CODEC," IEEE Journal of Solid - State Circuits, vol SC-17, pp. 1014-1023, Dec. 1982.
[37] B, K, Ahuja, M. R. Dwarkanath, T. E, Seidel, D. G. Marsh, "A single chip CMOS CODEC with filters," Proc. Int. Solid - State Circuits Conf., Feb. 1980, pp. 242-243.
[38] internet: http ://www.rane.com/hc6hp.html
[39] Ng. Hiok-Tiaq R. M. Ziazadeh, D. J. Allstot, "A multistage amplifier technique with embedded frequency compensation," IEEE Journal of Solid State Circuits, Volume 34, Issue 3, March 1999 Page(s):339-347.

