VHDL

 In this lecture, we will go over examples of VHDL in comparison to SystemVerilog

 Examples taken from Ch. 4 of the Harris & Harris book 2nd Edition (recommended but not required book for this class)

Modules and Assign Statements

HDL Example 4.3 LOGIC GATES

SystemVerilog VHDL module gates(input logic [3:0] a, b, library IEEE; use IEEE.STD_LOGIC_1164.all; output logic [3:0] y1, y2, entity gates is y3, y4, y5); port(a, b: in STD_LOGIC_VECTOR(3 downto 0); /* five different two input logic y1, y2, y3, y4, gates acting on 4 bit busses */ y5: out STD_LOGIC_VECTOR(3 downto 0)); assign yl = a & b; // AND end; assign $y2 = a \mid b$; // OR architecture synth of gates is assign $y3 = a ^ b;$ // XOR assign $y4 = \sim (a \& b)$; // NAND -- five different two input logic gates assign $y5 = \sim (a \mid b)$; // NOR -- acting on 4 bit busses endmodule $v1 \le a$ and b; $y2 \le a \text{ or b};$ $y3 \le a xor b;$ $y4 \le a \text{ nand b};$ $v5 \le a nor b$:

end;




Figure 4.4 gates synthesized circuit

Conditional Assignment

HDL Example 4.5 2:1 MULTIPLEXER

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_l164.all;
entity mux2 is
  port(d0, d1: in STD_LOGIC_VECTOR(3 downto 0);
        s: in STD_LOGIC;
        y: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture synth of mux2 is
begin
  y <= d1 when s else d0;
end;</pre>
```




Figure 4.6 mux2 synthesized circuit

More Assign Statements

HDL Example 4.7 FULL ADDER

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_l164.all;
entity fulladder is
  port(a, b, cin: in STD_LOGIC;
      s, cout: out STD_LOGIC);
end;
architecture synth of fulladder is
  signal p, g: STD_LOGIC;
begin
  p <= a xor b;
  g <= a and b;

s <= p xor cin;
  cout <= g or (p and cin);
end;</pre>
```




Figure 4.8 fulladder synthesized circuit

Operators

HDL Example 4.8 OPERATOR PRECEDENCE

SystemVerilog

Table 4.1 SystemVerilog operator precedence

	Op	Meaning			
H	~	NOT			
i g	*,/,%	MUL, DIV, MOD			
h e	+,	PLUS, MINUS			
s t	<<, >>	Logical Left/Right Shift			
	<<<, >>>	Arithmetic Left/Right Shift			
	<, <=, >, >=	Relative Comparison			
	==, !=	Equality Comparison			
	&, ~&	AND, NAND			
	^, ~^	XOR, XNOR			
	, ~	OR, NOR			
	?:	Conditional			

Table 4.2 VHDL operator precedence

Op	Meaning
not	NOT
*,/, mod, rem	MUL, DIV, MOD, REM
+,	PLUS, MINUS
rol, ror, srl, sll	Rotate, Shift logical
<, <=, >, >=	Relative Comparison
=, /=	Equality Comparison
and, or, nand, nor, xor, xnor	Logical Operations

Numbers

HDL Example 4.9 NUMBERS

SystemVerilog

Table 4.3 SystemVerilog numbers

Numbers	Bits	Base	Val	Stored
3'b101	3	2	5	101
'b11	?	2	3	000 0011
8'b11	8	2	3	00000011
8'b1010_1011	8	2	171	10101011
3'd6	3	10	6	110
6'042	6	8	34	100010
8'hAB	8	16	171	10101011
42	?	10	42	00 0101010

Table 4.4 VHDL numbers

Numbers	Bits	Base	Val	Stored
3B"101"	3	2	5	101
B"11"	2	2	3	11
8B"11"	8	2	3	00000011
8B"1010_1011"	8	2	171	10101011
3D"6"	3	10	6	11 0
60"42"	6	8	34	100010
8X"AB"	8	16	171	10101011
"101"	3	2	5	101
B"101"	3	2	5	101
X"AB"	8	16	171	10101011

Bit Manipulations

HDL Example 4.12 BIT SWIZZLING

SystemVerilog	ivs	ste	m	l ei	ilo	q
---------------	-----	-----	---	------	-----	---

assign $y = \{c[2:1], \{3\{d[0]\}\}, c[0], 3'bl01\};$

VHDL


 $y \le (c(2 \text{ downto } 1), d(0), d(0), d(0), c(0), 3B"101");$

Module Instantiations

HDL Example 4.14 STRUCTURAL MODEL OF 4:1 MULTIPLEXER

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 is
  port(d0, d1,
       d2, d3: in STD_LOGIC_VECTOR(3 downto 0);
              in STD_LOGIC_VECTOR(1 downto 0);
              out STD LOGIC VECTOR(3 downto 0));
end:
architecture struct of mux4 is
  component mux2
    port(d0.
         dl: in STD LOGIC VECTOR(3 downto 0):
         s: in STD_LOGIC;
         y: out STD_LOGIC_VECTOR(3 downto 0));
  end component;
  signal low, high: STD_LOGIC_VECTOR(3 downto 0);
begin
  lowmux:
            mux2 port map(d0, d1, s(0), low);
 highmux: mux2 port map(d2, d3, s(0), high);
  finalmux: mux2 port map(low, high, s(1), y);
end;
```




Module Instantiations

HDL Example 4.16 ACCESSING PARTS OF BUSSES

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2_8 is
  port(d0, d1: in STD_LOGIC_VECTOR(7 downto 0);
            in STD_LOGIC;
              out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture struct of mux2_8 is
  component mux2
    port(d0, d1: in STD_LOGIC_VECTOR(3 downto 0);
                in STD_LOGIC;
                 out STD_LOGIC_VECTOR(3 downto 0));
  end component;
begin
  1sbmux: mux2
    port map(d0(3 downto 0), d1(3 downto 0),
             s, y(3 downto 0));
  msbmux: mux2
    port map(d0(7 downto 4), d1(7 downto 4),
             s, y(7 downto 4));
end;
```



Register

HDL Example 4.17 REGISTER


```
SystemVerilog
                                                                  VHDL
module flop(input logic
                              clk,
                                                                  library IEEE; use IEEE.STD_LOGIC_1164.all;
            input logic [3:0] d,
                                                                   entity flop is
            output logic [3:0] q);
                                                                     port(clk: in STD_LOGIC;
 always_ff@(posedge clk)
                                                                          d: in STD_LOGIC_VECTOR(3 downto 0);
   q \le d;
                                                                          q: out STD_LOGIC_VECTOR(3 downto 0));
endmodule
                                                                   end;
                                                                   architecture synth of flop is
                                                                   begin
                                                                     process(clk) begin
                                                                       if rising_edge(clk) then
                                                                         q \le d;
                                                                       end if;
                                                                     end process;
                                                                   end;
```



Figure 4.14 flop synthesized circuit

Resettable Register

HDL Example 4.18 RESETTABLE REGISTER



(b)

Figure 4.15 flopr synthesized circuit (a) asynchronous reset, (b) synchronous reset

Resettable Enabled Register

HDL Example 4.19 RESETTABLE ENABLED REGISTER

SystemVerilog VHDL module flopenr(input logic library IEEE; use IEEE.STD LOGIC 1164.all; clk, input logic reset. entity flopenr is input logic port(clk, input logic [3:0] d, reset. output logic [3:0] q); en: in STD_LOGIC; d: in STD_LOGIC_VECTOR(3 downto 0); // asynchronous reset q: out STD_LOGIC_VECTOR(3 downto 0)); always_ff@(posedge clk, posedge reset) end; if $(reset) q \le 4'b0;$ else if (en) $q \le d$; architecture asynchronous of flopenr is endmodule -- asynchronous reset begin process(clk, reset) begin if reset then $q \le "00000";$ elsif rising_edge(clk) then if en then $q \le d$; end if; end if; end process; end:




Figure 4.16 flopenr synthesized circuit

Multiple Registers

HDL Example 4.20 SYNCHRONIZER

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity sync is
 port(clk: in STD_LOGIC;
       d: in STD_LOGIC;
       q: out STD_LOGIC);
end:
architecture good of sync is
 signal nl: STD_LOGIC;
begin
 process(clk) begin
   if rising_edge(clk) then
       nl \le d;
       q \le n1;
   end if;
 end process;
end;
```




Figure 4.18 sync synthesized circuit

Always Comb

HDL Example 4.23 FULL ADDER USING always/process

SystemVerilog module fulladder(input logic a, b, cin, output logic s, cout); logic p, g; always_comb begin $p = a ^b;$ // blocking g = a & b;// blocking $s = p \cdot cin;$ // blocking cout = g | (p & cin); // blocking end endmodule

VHDL library IEEE; use IEEE.STD_LOGIC_ll64.all; entity fulladder is port(a, b, cin: in STD_LOGIC; s, cout: out STD_LOGIC); end; architecture synth of fulladder is begin process(all) variable p, g: STD_LOGIC; begin p := a xor b; -- blocking g := a and b; -- blocking s <= p xor cin; cout <= g or (p and cin);</pre>

end process;

end;

Case Statement

HDL Example 4.24 SEVEN-SEGMENT DISPLAY DECODER

```
System Verilog
                                                                       VHDL
module sevenseg(input logic [3:0] data.
                                                                        library IEEE; use IEEE.STD_LOGIC_1164.all;
                 output logic [6:0] segments);
                                                                        entity seven seg decoder is
  always_comb
                                                                          port(data:
                                                                                         in STD_LOGIC_VECTOR(3 downto 0);
    case(data)
                                                                               segments: out STD_LOGIC_VECTOR(6 downto 0));
     11
                             abc_defg
                                                                        end;
     0:
               segments = 7'blll_lll0;
     1:
               segments = 7'b011 0000;
                                                                        architecture synth of seven seg decoder is
     2:
               segments = 7'bll0_ll01;
               segments = 7'blll_1001;
                                                                          process(all) begin
     4:
               segments = 7'b011_0011;
                                                                            case data is
     5:
               segments = 7'bl01_1011;
                                                                                                           abcdefg
     6:
               segments = 7'bl01_1111;
                                                                              when X"0" => segments <= "11111110";
                                                                              when X"1" \Rightarrow segments <= "01100000";
     7:
               segments = 7'blll_0000;
     8:
               segments = 7'blll_llll;
                                                                              when X"2" \Rightarrow segments <= "ll0ll0l":
     9:
               segments = 7'blll 0011:
                                                                              when X"3" => segments <= "1111001";
                                                                              when X"4" \Rightarrow segments <= "0110011";
     default: segments = 7'b000_0000;
   endcase
                                                                              when X"5" \Rightarrow segments <= "1011011";
endmodule
                                                                              when X"6" => segments <= "10111111";
                                                                              when X"7" \Rightarrow segments <= "1110000";
                                                                              when X"8" \Rightarrow segments <= "lllllll";
                                                                              when X"9" \Rightarrow segments <= "lll0011":
                                                                              when others => segments <= "0000000";
                                                                            end case;
                                                                          end process;
                                                                        end:
```



Figure 4.20 sevenseg synthesized circuit

Case Statement

HDL Example 4.25 3:8 DECODER

SystemVerilog

```
module decoder3_8(input logic [2:0] a, output logic [7:0] y); always_comb case(a)
    3'b000: y = 8'b000000001; 3'b001: y = 8'b000000100; 3'b010: y = 8'b000001000; 3'b100: y = 8'b000010000; 3'b100: y = 8'b000100000; 3'b101: y = 8'b001000000; 3'b110: y = 8'b010000000; 3'b111: y = 8'b100000000; default: y = 8'bxxxxxxxxx; endcase endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder3_8 is
  port(a: in STD_LOGIC_VECTOR(2 downto 0);
        y: out STD_LOGIC_VECTOR(7 downto 0));
end:
architecture synth of decoder3_8 is
  process(all) begin
     case a is
      when "000" \Rightarrow y \leq "00000001";
       when "001" \Rightarrow y \leq "00000010";
      when "010" \Rightarrow y <= "00000100";
       when "011" \Rightarrow y <= "00001000";
      when "100" => y \le "00010000";
       when "101" = y \le "001000000";
      when "110" => y \le "01000000";
      when "111" \Rightarrow y \le 100000000";
       when others => y <= "XXXXXXXXX";
    end case:
  end process;
end;
```





Figure 4.21 decoder 3 8 synthesized circuit

More If-Then-Else

HDL Example 4.26 PRIORITY CIRCUIT

SystemVerilog VHDL library IEEE; use IEEE.STD_LOGIC_1164.all; module priorityckt(input logic [3:0] a, output logic [3:0] y); entity priorityckt is port(a: in STD_LOGIC_VECTOR(3 downto 0); always_comb y: out STD_LOGIC_VECTOR(3 downto 0)); if $(a[3]) y \le 4'b1000;$ end: else if (a[2]) y $\le 4'b0100$; else if (a[1]) y $\leq 4'b0010$; architecture synth of priorityckt is else if (a[0]) y (=4'b0001;begin else $y \le 4'b00000;$ process(all) begin endmodule. if a(3) then $y \le "1000"$; elsif a(2) then $y \le "0100"$; elsif a(1) then $y \le "0010"$; elsif a(0) then $y \le "0001"$; else y <= "0000"; end if; end process; end;



Casez Statement

HDL Example 4.27 PRIORITY CIRCUIT USING DON'T CARES

SystemVerilog VHDL module priority_casez(input logic [3:0] a, library IEEE; use IEEE.STD_LOGIC_1164.all; output logic [3:0] y); entity priority_casez is always_comb port(a: in STD_LOGIC_VECTOR(3 downto 0); casez(a) y: out STD_LOGIC_VECTOR(3 downto 0)); 4'b1???: y <= 4'b1000; end: $4'b01??: y \le 4'b0100;$ 4'b001?: $y \le 4'b0010$; architecture dontcare of priority_casez is $4'b0001: y \le 4'b0001;$ begin default: $y \le 4'b00000$; process(all) begin case? a is endcase when "1---" \Rightarrow y \leq "1000"; endmodule when "01--" \Rightarrow y <= "0100"; when "001-" \Rightarrow y \leq "0010"; when "0001" \Rightarrow y \leq "0001"; when others \Rightarrow y \leq "0000"; end case?; end process;

end;




Figure 4.23 priority_casez synthesized circuit

Blocking vs. Non-Blocking

BLOCKING AND NONBLOCKING ASSIGNMENT GUIDELINES

SystemVerilog

1. Use always_ff @(posedge clk) and nonblocking assignments to model synchronous sequential logic.

```
always_ff@(posedge clk)
begin
  nl <= d; // nonblocking
  q <= nl; // nonblocking
end</pre>
```

2. Use continuous assignments to model simple combinational logic.

```
assign y = s ? d1 : d0;
```

3. Use always_comb and blocking assignments to model more complicated combinational logic where the always statement is helpful.

```
always_comb
begin
    p = a ^ b; // blocking
    g = a & b; // blocking
    s = p ^ cin;
    cout = g | (p & cin);
end
```

4. Do not make assignments to the same signal in more than one always statement or continuous assignment statement.

VHDL

1. Use process(clk) and nonblocking assignments to model synchronous sequential logic.

```
process(clk) begin
  if rising_edge(clk) then
   nl <= d; -- nonblocking
  q <= nl; -- nonblocking
  end if;
end process;</pre>
```

2. Use concurrent assignments outside process statements to model simple combinational logic.

```
y \le d0 when s = '0' else d1;
```

3. Use process(all) to model more complicated combinational logic where the process is helpful. Use blocking assignments for internal variables.

```
process(all)
  variable p, g: STD_LOGIC;
begin
  p := a xor b; -- blocking
  g := a and b; -- blocking
  s <= p xor cin;
  cout <= g or (p and cin);
end process;</pre>
```

4. Do not make assignments to the same variable in more than one process or concurrent assignment statement.

Finite State Machine

HDL Example 4.31 PATTERN RECOGNIZER MOORE FSM

SystemVerilog module patternMoore(input logic clk, input logic reset. input logica, output logic y); typedef enum logic [1:0] (SO, S1, S2) statetype: statetype state, nextstate; // state register always_ff@(posedge clk, posedge reset) if (reset) state <= SO: else state <= nextstate: // next state logic always_comb case (state) SO: if (a) nextstate = SO; else nextstate=S1: S1: if (a) nextstate = S2; else nextstate=S1: S2: if (a) nextstate = S0: else nextstate=S1: default: nextstate = SO; endcase // output logic assign y = (state = = S2); endmodule




Figure 4.26 patternMoore synthesized circuit

VHDL library IEEE; use IEEE.STD_LOGIC_1164.all; entity patternMoore is port(clk, reset: in STD_LOGIC; in STD LOGIC; у: out STD_LOGIC); end: architecture synth of patternMoore is type statetype is (SO, S1, S2); signal state, nextstate: statetype; begin -- state register process(clk, reset) begin if reset then state <= SO: elsif rising_edge(clk) then state <= nextstate; end if: end process; -- next state logic process(all) begin case state is when SO = >if a then nextstate <= SO: else nextstate <= S1;</pre> end if: when $S1 \Rightarrow$ if a then nextstate <= S2: else nextstate <= S1: end if: when $S2 \Rightarrow$ if a then nextstate <= SO: else nextstate <= S1;</pre> end if: when others => nextstate <= SO;</pre> end case: end process; output logic $y \le 'l'$ when state = S2 else '0'; end;

Parameterized Modules

HDL Example 4.34 PARAMETERIZED N-BIT 2:1 MULTIPLEXERS

SystemVerilog module mux2 $\#(parameter\ width = 8)$ (input logic [width 1:0] d0, d1, input logic output logic [width 1:0] y); assign y = s ? dl : d0; endmodule module mux4_8(input logic [7:0] d0, d1, d2, d3, input logic [1:0] s, output logic [7:0] y); logic [7:0] low, hi; mux2 lowmux(d0, d1, s[0], low); mux2 himux(d2, d3, s[0], hi); mux2 outmux(low, hi, s[1], y); endmodule

```
VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is
 generic(width: integer := 8);
 port(d0.
   d1: in STD_LOGIC_VECTOR(width 1 downto 0);
   s: in STD_LOGIC;
   y: out STD LOGIC VECTOR(width 1 downto 0));
end;
architecture synth of mux2 is
begin
 y \le dl when s else d0:
end:
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 8 is
 port(d0, d1, d2,
       d3: in STD_LOGIC_VECTOR(7 downto 0);
       s: in STD_LOGIC_VECTOR(1 downto 0);
       y: out STD_LOGIC_VECTOR(7 downto 0));
end:
architecture struct of mux4_8 is
 component mux2
   generic(width: integer := 8);
   port(d0,
        dl: in STD_LOGIC_VECTOR(width 1 downto 0);
        s: in STD_LOGIC;
        y: out STD_LOGIC_VECTOR(width 1 downto 0));
 end component:
 signal low, hi: STD_LOGIC_VECTOR(7 downto 0);
 lowmux: mux2 port map(d0, d1, s(0), low);
 himux: mux2 port map(d2, d3, s(0), hi);
 outmux: mux2 port map(low, hi, s(l), y);
end;
```

Parameterized Modules

HDL Example 4.34 PARAMETERIZED N-BIT 2:1 MULTIPLEXERS




Figure 4.29 mux4_12 synthesized circuit

```
VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 12 is
 port(d0, d1, d2,
       d3: in STD_LOGIC_VECTOR(7 downto 0);
       s: in STD_LOGIC_VECTOR(1 downto 0);
       y: out STD_LOGIC_VECTOR(7 downto 0));
end:
architecture struct of mux4_12 is
 component mux2
   generic(width: integer := 8);
   port(d0.
        dl: in STD_LOGIC_VECTOR(width 1 downto 0);
        s: in STD_LOGIC;
        y: out STD_LOGIC_VECTOR(width 1 downto 0));
 end component;
 signal low, hi: STD_LOGIC_VECTOR(7 downto 0);
begin
 lowmux: mux2 generic map(12)
              port map(d0, d1, s(0), low);
 himux: mux2 generic map(12)
              port map(d2, d3, s(0), hi);
 outmux: mux2 generic map(12)
              port map(low, hi, s(1), y);
end:
```