


II – Bias circui

CMOS current mirrors

Definitions

A current mirror reads a current entering in a read-node and mirror this current (with a suitable gain factor) to an output node (nodes)



 $I_{out} = k \cdot I_{Ref}$

k current gain

Current mirror non-idealities

- Current gain error
- Output impedance (rout) => reduces the output current lout RĹ $= k \cdot I_{Ref} \cdot \overline{RL + r_{out}}$
- Saturation voltage (VCM)
 - => for Vo<VcM the current mirror doesn't operate correctly
 - => reduces the output voltage dynamic range

Basic trade-off:


- Frequency behaviour
- Rι lout Current Mirror Vсм
- dynamic range <=> precision

11 - 3


II – Bias circui

CMOS current mirrors Applications


Bias •





Signal path





- Differential-to-Single Ended transformation
- Frequency behaviour











- For n stages
 - + Output impedance


 $r_{\text{out}} \cong (r_{\text{ds}} \cdot g_{\text{m}})_{n-1} \cdot r_{\text{ds}}$

BUT:


- The saturation voltage increses to:


 $V_{out,min} = (n-1) \cdot V_{TH} + n \cdot V_{DSsat}$

+ The current gain is accurate (VDS1= VDS2)



A. Baschirotto - Bias circui





CMOS current mirrors

Comparison Table

Configuration	Current gain	Output swing	r _{out}
Simple	$\frac{1 + \lambda V_{DS2}}{1 + \lambda V_{DS1}}$	V _{DSsat}	r _{ds}
Wilson	$\frac{1 + \lambda V_{DS2}}{1 + \lambda V_{DS1}}$	V _{TH} + 2·V _{DSsat}	$g_m \cdot r_{ds}^2$
Improved Wilson	1	V _{TH} + 2·V _{DSsat}	g _m ⋅r _{ds} ²
Cascode	1	V _{TH} + 2·V _{DSsat}	g _m ⋅r _{ds} ²
Triple Cascode	1	2·V _{TH} + 3·V _{DSsat}	g _m ² ⋅r _{ds} ³
Triple Cascode	1	2·V _{TH} + 3·V _{DSsat}	g _m ² ⋅r _{ds} ³
High-compliance I	$\frac{1 + \lambda V_{DS2}}{1 + \lambda V_{DS1}}$	2·V _{DSsat}	g _m ∙r ² _{ds}
High-compliance II	1	2·V _{DSsat}	g _m ⋅r _{ds} ²
Regulated-cascode	$\frac{1 + \lambda V_{DS2}}{1 + \lambda V_{DS1}}$	V _{TH} + 2·V _{DSsat}	$g_m^2 \cdot r_{ds}^3$

Exercise

- 1 DC analysis of Simple CM
- 2 AC analysis of Simple CM
 - Transfer function
 - Output impedance (for different L, with same W/L)
- 3 Check the sistematic error in Wilson CM (different VDS)
 - Improve by using large L (with same W/L)
 - Check the signal swing (DC sim.)
- 4 Cascode CM
 - Evaluate the output impedance (AC)
 - Evaluate the signal swing (DC)
- 5 Multiple Cascode CM
 - Evaluate the output impedance (AC)
 - Evaluate the signal swing (DC)
- 6 Large dynamic Cascode CM
 - Evaluate the output impedance (AC)
 - Evaluate the signal swing (DC)
- 7 Low-voltage CM operation

Current references

II – Bias circuit

Introduction


- It allows to generte on-chip (no external components) a ٠ current reference
- · Necessary for biasing analog subcircuits.
- The generated current reference is mirrored where required, with a suitable scaling factor.

Typically the reference current in the reference current generator is much smaller than the current level in the main circuit (i.e. the scale factor is larger than one) in order to reduce power consumption in the current reference generator

- · Possible current reference generators Simple current reference (supply depedent) Current references based on a built-in voltage (supply indepedent) Current references based on a reference voltage (supply indepedent)
- · Features for a reference current Supply dependence Temperature dependence Technology dependence

A. Baschirotto - Bias circuit

II – Bias circui Typically the sum (VGS1=|VTH| + |Vov|) has a negative TC Simple current reference (supply depedent)





- Voltage VB is used to bias a current mirror
- For the NMOS case:

$$I_{REF} = \frac{V_{DD} - V_{DS1}}{R_L}$$

$$|V_{ov1}| = \sqrt{\frac{2}{K'} \cdot \frac{I_{REF}}{(W/L)_1}}$$

$$I_{REF} = \frac{V_{DD} - |V_{TH1}| - |V_{ov1}|}{R_L}$$

$$I_{REF} = \frac{V_{DD} - |V_{TH1}| - \sqrt{\frac{2}{K'} \cdot \frac{I_{REF}}{(W/L)_1}}}{R_L}$$
Supply dependence
$$I_{REF}$$
 depends on supply voltage V_{DD}

- Temperature dependence positive temperature coefficient (TC) • R₁:

 - |VTH|: negative temperature coefficient
 - |Vov|: positive temperature coefficient

A. Baschirotto - Bias circui

|| - 37

II – Bias circuit


|| - 38

II – Bias circuit


Current references based on a built-in voltage

Basic principle

• The current is obtained by "extracting" a built-in voltage (V_{bi}) to be applied to a given resistor




- The generated current is substantially independent from supply voltage.
- · Micropower current reference based on this principle are also available.



- Small currents can be obtained with not very large
- For m=10, $V_R \cong 60 \mbox{ mV}$ if it is required $\mbox{ I} = 1 \mbox{ } \mu A$

=> R = 60kΩ



- Useful when a reference voltage is available.
- This circuit has to operate at low-frequency (dc). The opamp gain can be extremely large.

$$\mathsf{IREF} = \frac{\mathsf{VREF}}{\mathsf{R1}}$$

• M1 in saturation region, for current mirror

Temperature dependence:

- R1: positive TC
- VREF: depends on the kind of voltage reference used
- It is difficult to obtain a stable VREF with a small value.
 => Low reference currents need large R1

(the last two types are actually special kinds of voltage

references based on a built-in voltage).

Features for a reference current

Technology dependence


Supply dependence Temperature dependence

In the following, all voltages will be referred to GND

Supply voltage divider

Resistive dividers

- Analog circuits normally have only two dc voltage supplies (VDD and ground)
- In order to obtain dc-bias voltages, voltage dividers can be used



$$V_{\text{REF}} = \frac{R_2}{R_1 + R_2} \cdot V_{\text{DD}} = \alpha \cdot V_{\text{DD}}$$

with $\alpha < 1$

- Large power dissipation (small resistors) or large silicon area occupation (large resistors).
- V_{REF} depends on supply voltage.
- To obtain good matching, R₁ and/or R₂ area realized by means of a suitable number of unity resistors

A. Baschirotto - Bias circuit

II – Bias circui


11 - 49

A. Baschirotto - Bias circui

II – Bias circuit

Supply voltage divider

Diode-connected PMOS transistors



 Body of M2 connected to source of M2 to avoid threshold voltage mismatches due to body effect

Assuming VTH1 = VTH2 \equiv VTH


$$VREF = VDS2 = \frac{\alpha}{1 + \alpha} \cdot VDD + \frac{1 - \alpha}{1 + \alpha} |VTH|$$

 Several diode-connected transistors can be connected in series, if allowed by the supply voltage ("diode chain") to reduce current level for a given VTH

Supply voltage divider

Diode-connected NMOS transistors

- Resistive or capacitive dividers are complex or silicon area consuming
- MOS in the diode configuration (i.e. operwting in saturation region) can be used



It results a voltage division of VDD plus an offset.

Body effect on M2 can affect the operation (VTH1≠VTH2)


II – Bias circuit

11 - 50

II – Bias circuit

MOS Supply voltage divider Disturbs on the supply


If a signal v_{dd} (usually undesired and so a disturb) is superposed to V_{DD} , the small signal equivalent circuit must be considered.



At low frequency (assuming $g_{m2} >> g_{ds2}$ and $g_{m1} >> g_{ds1}$) there is a resistive partition (no capacitance effect):

$$V_{1ll} = V_{dd} \cdot \frac{1/g_{m1} + \frac{g_{mb}}{g_{m1} \cdot g_{m2}}}{1/g_{m1} + 1/g_{m2} + g_{mb}/(g_{m1} \cdot g_{m2})}$$

At high frequency there is a capacitive partition (no resistance



It results a noise injection from the power supply (VDD)

A. Baschirotto - Bias circuit



11 - 53


II – Bias circui

Voltage references based on a built-in voltage

Basic principle

- Extraction of the chosen built-in voltage Vbi
- Generation of a current IR1 = Vbi/R1
- Generation of a mirrored current IR2 = kIR1
- Generation of the reference voltage VREF forcing IR2 across a resistor R2, matched with R1 $\,$ •


$$VREF = R_2 \cdot IR_2 = R_2 \cdot k \cdot IR_1 = k \cdot \frac{R_2}{R_1} \cdot Vbi$$



- Extraction of the bult-in voltage as in current references based on a built-in voltage
- Temperature dependence of VREF: it is a function of the temperature dependence of Vbi

A. Baschirotto - Bias circuit





Built-in voltage: VBE


M1 to M5 in saturation region

Temperature dependence:

V_{BE}: negative TC.

- Start-up circuitry needed.
- Complementary structure for p-well processes.





- Built-in voltage: Vth + Vov
- M1 to M5 in saturation region

 $(W/L)_3 = (W/L)_4 \rightarrow I_3 = I_4 = I_1 = I_2 = I_{R1}$

$$(W/L)_5 = k (W/L)_4 \rightarrow I_{R2} = k I_{R1}$$

$$VREF = k \frac{R_2}{R_1} VR_1 = k \frac{R_2}{R_1} (VTH + V_{OV})$$

• Generally Vov is made much smaller than VTH

Temperature dependence:

• VTH: negative TC

A. Baschirotto - Bias circui

positive TC (|(VTH) + |Vov|: negative TC) • Vov:


Start-up circuitry needed Complementary structure available

Voltage references
based on the band-gap voltage
VDD
VDD
VEF=VBE+m.VT
Generation
$$V_T$$
 (M) $W_{REF}=VBE+W.VT$
Basic principle
 $VREF=VBE + M.VT$
where $VT = kT/q$ is the thermal voltage.
• Suitable choice of m to have zero TC at the desired
operating temperature.
• At room temperature (T = 300 K):
VEE: temperature dependence = ~-2.2 mV/°C
VT: temperature dependence = ~-2.2 mV/°C
VT: temperature dependence = ~-2.2 mV/°C
VT: temperature dependence = ~-1.26 V
(silicon band-gap)

II – 55

11 - 54

II – Bias circuit



- both enhancement transistors with different VTH
- one enhancement and the other depletion transistor

 $k'_{3} = k'_{4}$



M1 to M4 in saturation region

It follows that:

$$(W/L)_1 = (W/L)_2 \rightarrow Vov_1 = Vov_2$$

VREF = -VGS2 + VGS1 = -VTH2 - Vov2 + VTH1 + Vov1

 $VREF = VTH1 - VTH2 \equiv \Delta VTH$

- ΔVTH is generally small. A voltage multiplier is required.
- Spread in threshold voltages, hence in ΔVTH
- Offset of the operational amplifier affects VREF

For p-well processes

II – 59

≷ Rв

VRE

To be used when VREF > 1.26 V is required

where V_{BG} is the band-gap voltage.

VREF = VBG $\left(1 + \frac{RA}{RB}\right)$

(A

VREF = VBG $\left(1 + \frac{RA}{RB}\right)$

The multiplier can be included in the feedback loop.

VREF

v

)3 = (W/L)4

M1

M2

 $|3 = |4 = |1 = |2 \equiv |$