# Introduction to 

## Electronics

## An Online Text

Bob Zulinski Associate Professor of Electrical Engineering Michigan Technological University

## Dedication

Human beings are a delightful and complex amalgam of the spiritual, the emotional, the intellectual, and the physical.

This is dedicated to all of them; especially to those who honor and nurture me with their friendship and love.

## Table of Contents

Preface xvi
Philosophy of an Online Text ..... xvi
Notes for Printing This Document ..... xviii
Copyright Notice and Information ..... xviii
Review of Linear Circuit Techniques 1
Resistors in Series ..... 1
Resistors in Parallel ..... 1
Product Over Sum 1
Inverse of Inverses 1
Ideal Voltage Sources ..... 2
Ideal Current Sources ..... 2
Real Sources ..... 2
Voltage Dividers ..... 3
Current Dividers ..... 4
Superposition ..... 4
A quick exercise 4
What's missing from this review??? ..... 5
You'll still need Ohm's and Kirchoff's Laws 5
Basic Amplifier Concepts 6
Signal Source ..... 6
Amplifier ..... 6
Load ..... 7
Ground Terminal ..... 7
To work with (analyze and design) amplifiers ..... 7
Voltage Amplifier Model 8
Signal Source ..... 8
Amplifier Input ..... 8
Amplifier Output ..... 8
Load ..... 8
Open-Circuit Voltage Gain ..... 9
Voltage Gain ..... 9
Current Gain ..... 10
Power Gain ..... 10
Power Supplies, Power Conservation, and Efficiency 11DC Input Power11
Conservation of Power ..... 11
Efficiency ..... 12
Amplifier Cascades 13
Decibel Notation 14
Power Gain ..... 14
Cascaded Amplifiers ..... 14
Voltage Gain ..... 14
Current Gain ..... 15
Using Decibels to Indicate Specific Magnitudes ..... 15Voltage levels: 15Power levels 16
Other Amplifier Models 17
Current Amplifier Model ..... 17
Transconductance Amplifier Model ..... 18
Transresistance Amplifier Model ..... 18
Amplifier Resistances and Ideal Amplifiers 20
Ideal Voltage Amplifier ..... 20
Ideal Current Amplifier ..... 21
Ideal Transconductance Amplifier ..... 22
Ideal Transresistance Amplifier ..... 23
Uniqueness of Ideal Amplifiers ..... 23
Frequency Response of Amplifiers 24
Terms and Definitions ..... 24
Magnitude Response 24Phase Response 24Frequency Response 24Amplifier Gain 24
The Magnitude Response ..... 25
Causes of Reduced Gain at Higher Frequencies ..... 26
Causes of Reduced Gain at Lower Frequencies ..... 26
Differential Amplifiers 27
Example: 27
Modeling Differential and Common-Mode Signals ..... 27
Amplifying Differential and Common-Mode Signals ..... 28
Common-Mode Rejection Ratio ..... 28
Ideal Operational Amplifiers 29 Ideal Operational Amplifier Operation ..... 29
Op Amp Operation with Negative Feedback ..... 30
Slew Rate ..... 30
Op Amp Circuits - The Inverting Amplifier 31
Voltage Gain ..... 31
Input Resistance ..... 32
Output Resistance ..... 32
Op Amp Circuits - The Noninverting Amplifier 33
Voltage Gain ..... 33
Input and Output Resistance ..... 33
Op Amp Circuits - The Voltage Follower 34 Voltage Gain ..... 34
Input and Output Resistance ..... 34
Op Amp Circuits - The Inverting Summer 35 Voltage Gain ..... 35
Op Amp Circuits - Another Inverting Amplifier 36 Voltage Gain ..... 36
Op Amp Circuits - Differential Amplifier 38
Voltage Gain ..... 38
Op Amp Circuits - Integrators and Differentiators 40
The Integrator ..... 40
The Differentiator ..... 41
Op Amp Circuits - Designing with Real Op Amps 42Resistor Values42
Source Resistance and Resistor Tolerances ..... 42
Graphical Solution of Simultaneous Equations 43
Diodes 46
Graphical Analysis of Diode Circuits 48
Examples of Load-Line Analysis ..... 49
Diode Models 50
The Shockley Equation ..... 50
Forward Bias Approximation 51
Reverse Bias Approximation 51At High Currents 51
The Ideal Diode ..... 52
An Ideal Diode Example 53
Piecewise-Linear Diode Models ..... 55
A Piecewise-Linear Diode Example 57
Other Piecewise-Linear Models ..... 58
Diode Applications - The Zener Diode Voltage Regulator 59 Introduction ..... 59
Load-Line Analysis of Zener Regulators ..... 59
Numerical Analysis of Zener Regulators ..... 61
Circuit Analysis 62
Zener Regulators with Attached Load ..... 63
Example - Graphical Analysis of Loaded Regulator 64
Diode Applications - The Half-Wave Rectifier 66 Introduction ..... 66
A Typical Battery Charging Circuit ..... 67
The Filtered Half-Wave Rectifier ..... 68Relating Capacitance to Ripple Voltage 70
Diode Applications - The Full-Wave Rectifier 72 Operation ..... 72
$1^{\text {st }}$ (Positive) Half-Cycle 72$2^{\text {nd }}$ (Negative) Half-Cycle 72
Diode Peak Inverse Voltage ..... 73
Diode Applications - The Bridge Rectifier 74 Operation ..... 74
$1^{\text {st }}$ (Positive) Half-Cycle 74$2^{\text {nd }}$ (Negative) Half-Cycle 74
Peak Inverse Voltage ..... 74
Diode Applications - Full-Wave/Bridge Rectifier Features 75 Bridge Rectifier ..... 75
Full-Wave Rectifier ..... 75
Filtered Full-Wave and Bridge Rectifiers ..... 75
Bipolar Junction Transistors (BJTs) 76
Introduction ..... 76
Qualitative Description of BJT Active-Region Operation ..... 77
Quantitative Description of BJT Active-Region Operation ..... 78
BJT Common-Emitter Characteristics 80 Introduction ..... 80
Input Characteristic ..... 80
Output Characteristics ..... 81
Active Region 81Cutoff 82Saturation 82
The pnp BJT 83
BJT Characteristics - Secondary Effects 85
The n-Channel Junction FET (JFET) 86Description of Operation86
Equations Governing n-Channel JFET Operation ..... 89
Cutoff Region 89
Triode Region 89
Pinch-Off Region 89
The Triode - Pinch-Off Boundary ..... 90
The Transfer Characteristic ..... 91
Metal-Oxide-Semiconductor FETs (MOSFETs) 92
The n-Channel Depletion MOSFET ..... 92
The n-Channel Enhancement MOSFET ..... 93
Comparison of $n$-Channel FETs 94
p-Channel JFETs and MOSFETs 96
Cutoff Region 98Triode Region 98Pinch-Off Region 98
Other FET Considerations 99
FET Gate Protection ..... 99
The Body Terminal ..... 99
Basic BJT Amplifier Structure 100
Circuit Diagram and Equations ..... 100
Load-Line Analysis - Input Side ..... 100
Load-Line Analysis - Output Side ..... 102
A Numerical Example ..... 104
Basic FET Amplifier Structure 107
Amplifier Distortion 110
Biasing and Bias Stability 112
Biasing BJTs - The Fixed Bias Circuit 113Example113For $b=100113$For $b=300113$
Biasing BJTs - The Constant Base Bias Circuit 114 Example ..... 114
For b = 100114
For $b=300114$
Biasing BJTs - The Four-Resistor Bias Circuit 115
Introduction ..... 115
Circuit Analysis ..... 116
Bias Stability ..... 117
To maximize bias stability 117
Example ..... 118For $b=100\left(\right.$ and $V_{B E}=0.7$ V) 118For $b=300118$
Biasing FETs - The Fixed Bias Circuit 119
Biasing FETs - The Self Bias Circuit 120
Biasing FETs - The Fixed + Self Bias Circuit 121
Design of Discrete BJT Bias Circuits 123
Concepts of Biasing ..... 123
Design of the Four-Resistor BJT Bias Circuit ..... 124
Design Procedure 124
Design of the Dual-Supply BJT Bias Circuit ..... 125
Design Procedure 125
Design of the Grounded-Emitter BJT Bias Circuit ..... 126
Design Procedure 126
Analysis of the Grounded-Emitter BJT Bias Circuit ..... 127
Bipolar IC Bias Circuits 129
Introduction ..... 129
The Diode-Biased Current Mirror ..... 130
Current Ratio 130
Reference Current 131
Output Resistance 131
Compliance Range ..... 132
Using a Mirror to Bias an Amplifier ..... 132
Wilson Current Mirror ..... 133
Current Ratio 133
Reference Current 134
Output Resistance 134
Widlar Current Mirror ..... 135
Current Relationship 135
Multiple Current Mirrors ..... 137
FET Current Mirrors ..... 137
Linear Small-Signal Equivalent Circuits 138
Diode Small-Signal Equivalent Circuit 139The Concept139
The Equations ..... 139
Diode Small-Signal Resistance ..... 141
Notation 142
BJT Small-Signal Equivalent Circuit 143
The Common-Emitter Amplifier 145
Introduction ..... 145
Constructing the Small-Signal Equivalent Circuit ..... 146
Voltage Gain ..... 147
Input Resistance ..... 148
Output Resistance ..... 148
The Emitter Follower (Common Collector Amplifier) 149 Introduction ..... 149
Voltage Gain ..... 150
Input Resistance ..... 151
Output Resistance ..... 152
Review of Small Signal Analysis 153
FET Small-Signal Equivalent Circuit 154
The Small-Signal Equivalent ..... 154
Transconductance ..... 155
FET Output Resistance ..... 156
The Common Source Amplifier 157
The Small-Signal Equivalent Circuit ..... 157
Voltage Gain ..... 158
Input Resistance ..... 158
Output Resistance ..... 158
The Source Follower 159
Small-Signal Equivalent Circuit ..... 159
Voltage Gain ..... 160
Input Resistance ..... 161
Output Resistance ..... 162
Review of Bode Plots 164
Introduction ..... 164
The Bode Magnitude Response ..... 165
The Bode Phase Response ..... 166
Single-Pole Low-Pass RC ..... 167
Gain Magnitude in dB ..... 167
Bode Magnitude Plot 168Bode Phase Plot 169
Single-Pole High-Pass RC ..... 170
Bode Magnitude Plot 170 Bode Phase Plot 171
Coupling Capacitors 172
Effect on Frequency Response ..... 172
Constructing the Bode Magnitude Plot for an Amplifier ..... 174
Design Considerations for RC-Coupled Amplifiers 175
Low- \& Mid-Frequency Performance of CE Amplifier 176 Introduction ..... 176
Midband Performance ..... 177
Design Considerations ..... 178
The Effect of the Coupling Capacitors ..... 179
The Effect of the Emitter Bypass Capacitor C $_{E}$ ..... 180
The Miller Effect 183
Introduction ..... 183
Deriving the Equations ..... 184
The Hybrid-p BJT Model 185
The Model ..... 185
Effect of $C_{p}$ and $C_{m}$ ..... 186
High-Frequency Performance of CE Amplifier 189
The Small-Signal Equivalent Circuit ..... 189
High-Frequency Performance ..... 190
The CE Amplifier Magnitude Response ..... 192
Nonideal Operational Amplifiers 193
Linear Imperfections ..... 193Input and Output Impedance 193Gain and Bandwidth 193
Nonlinear Imperfections ..... 194
Output Voltage Swing 194
Output Current Limits ..... 194
Slew-Rate Limiting 194
Full-Power Bandwidth 195
DC Imperfections ..... 195Input Offset Voltage, V 195Input Currents 195
Modeling the DC Imperfections ..... 196
Using the DC Error Model ..... 197
DC Output Error Example ..... 201
Finding Worst-Case DC Output Error 201
Canceling the Effect of the Bias Currents ..... 203
Instrumentation Amplifier 204
Introduction ..... 204
Simplified Analysis ..... 205
Noise 206
Johnson Noise ..... 206
Johnson Noise Model 207
Shot Noise ..... 207
1/f Noise (Flicker Noise) ..... 208Other mechanisms producing 1/f noise 209Interference210
Amplifier Noise Performance 211
Terms, Definitions, Conventions ..... 211
Amplifier Noise Voltage 211
Amplifier Noise Current 212
Signal-to-Noise Ratio 212
Noise Figure 213
Noise Temperature 213
Converting NF tolfrom $T_{n} 214$
Adding and Subtracting Uncorrelated Quantities ..... 214
Amplifier Noise Calculations 215
Introduction ..... 215
Calculating Noise Figure ..... 216
Typical Manufacturer's Noise Data 217
Introduction ..... 217
Example \#1 ..... 218
Example \#2 ..... 219
Noise - References and Credits 220
Introduction to Logic Gates 221
The Inverter ..... 221
The Ideal Case 221
The Actual Case 221
Manufacturer's Voltage Specifications ..... 222
Noise Margin ..... 222
Manufacturer's Current Specifications ..... 223
Fan-Out ..... 223
Power Consumption ..... 224
Static Power Consumption 224 Dynamic Power Consumption 224
Rise Time, Fall Time, and Propagation Delay ..... 226
Speed-Power Product ..... 227
TTL Logic Families \& Characteristics ..... 228
CMOS Logic Families \& Characteristics ..... 229
MOSFET Logic Inverters 230
NMOS Inverter with Resistive Pull-Up ..... 230
Circuit Operation 230Drawbacks 231
CMOS Inverter ..... 232
Circuit Operation 232
Differential Amplifier 239
Modeling Differential and Common-Mode Signals ..... 239
Basic Differential Amplifier Circuit ..... 240
Case \#1 - Common-Mode Input 240
Case \#2A - Differential Input 241
Case \#2B - Differential Input 241
Large-Signal Analysis of Differential Amplifier 242
Small-Signal Analysis of Differential Amplifier 246Differential Input Only246
Analysis of Differential Half-Circuit ..... 249
Differential Input Resistance 250Differential Output Resistance 250
Common-Mode Input Only ..... 251
Analysis of Common-Mode Half-Circuit ..... 253
Common-mode input resistance 253Common-mode output resistance 253
Common-Mode Rejection Ratio ..... 254

## Preface

## Philosophy of an Online Text

I think of myself as an educator rather than an engineer. And it has long seemed to me that, as educators, we should endeavor to bring to the student not only as much information as possible, but we should strive to make that information as accessible as possible, and as inexpensive as possible.

The technology of the Internet and the World Wide Web now allows us to virtually give away knowledge! Yet, we don't, choosing instead to write another conventional text book, and print, sell, and use it in the conventional manner. The "whys" are undoubtedly intricate and many; I offer only a few observations:

- Any change is difficult and resisted. This is true in the habits we form, the tasks we perform, the relationships we engage. It is simply easier not to change than it is to change. Though change is inevitable, it is not well-suited to the behavior of any organism.

The proper reward structure is not in place. Faculty are supposedly rewarded for writing textbooks, thereby bringing fame and immortality to the institution of their employ. ${ }^{1}$ The recognition and reward structure are simply not there for a text that is simply "posted on the web."

- No economic incentive exists to create and maintain a

[^0]structure that allows all authors to publish in this manner; that allows students easy access to all such material, and that rigorously ensures the material will exceed a minimum acceptable quality.

If I were to do this the way I think it ought to be done, I would have prepared the course material in two formats. The first would be a text, identical to the textbooks with which you are familiar, but available online, and intended to be used in printed form. The second would be a slide presentation, à la Corel ${ }^{\circledR}$ Presentations ${ }^{\mathrm{TM}}$ or Microsoft ${ }^{\circledR}$ PowerPoint ${ }^{\circledR}$, intended for use in the classroom or in an independent study.

But, alas, I am still on that journey, so what I offer you is a hybrid of these two concepts: an online text somewhat less verbose than a conventional text, but one that can also serve as classroom overhead transparencies.

Other compromises have been made. It would be advantageous to produce two online versions - one intended for use in printed form, and a second optimized for viewing on a computer screen. The two would carry identical information, but would be formatted with different page and font sizes. Also, to minimize file size, and therefore download times, font selection and variations are somewhat limited when compared to those normally encountered in a conventional textbook.

You may also note that exercise problems are not included with this text. By their very nature problems quickly can become "worn out." I believe it is best to include problems in a separate document.

Until all of these enhancements exist, I hope you will find this a suitable and worthwhile compromise.

Enough of this; let's get on with it...

## Notes for Printing This Document

This document can be printed directly from the Acrobat ${ }^{\circledR}$ Reader see the Acrobat ${ }^{\circledR}$ Reader help files for details.

If you wish to print the entire document, do so in two sections, as most printer drivers will only spool a maximum of 255 pages at one time.

## Copyright Notice and Information

This entire document is © 1999 by Bob Zulinski. All rights reserved.
I copyrighted this online text because it required a lot of work, and because I hold a faint hope that I may use it to acquire immeasurable wealth, thereby supporting the insatiable, salacious lifestyle that I've always dreamed of.

Thus, you will need my permission to print it. You may obtain that permission simply by asking: tell me who you are and what you want it for. Route your requests via email to rzulinsk@mtu.edu, or by USPS mail to Bob Zulinski, Dept. of Electrical Engineering, Michigan Technological University, Houghton MI 49931-1295.

Generous monetary donations included with your request will be looked upon with great favor.

## Review of Linear Circuit Techniques



Fig. 1.
$R$ 's in series.


Fig. 2.
R's in parallel.

## Resistors in Series

This is the simple one!!!

$$
\begin{equation*}
R_{\text {total }}=R_{1}+R_{2}+R_{3}+\cdots \tag{1}
\end{equation*}
$$

Resistors must carry the same current!!!
L's is series and C's in parallel have same form.

## Resistors in Parallel

Resistors must have the same voltage!!!
Equation takes either of two forms:
Product Over Sum:

$$
\begin{equation*}
R_{\text {total }}=\frac{R_{1} R_{2}}{R_{1}+R_{2}} \tag{2}
\end{equation*}
$$

Only valid for two resistors. Not calculator-efficient!!! Inverse of Inverses:

$$
\begin{equation*}
R_{\text {total }}=\frac{1}{\frac{1}{R_{1}}+\frac{1}{R_{2}}+\frac{1}{R_{3}}+\cdots} \tag{3}
\end{equation*}
$$

Always valid for multiple resistors. Very calculator-efficient!!!
L's in parallel and C's in series have same forms.


Fig. 3. Ideal voltage sources in parallel???


Fig. 4. Ideal current sources in series???


Fig. 5. Typical linear $i-v$ characteristic of a real source.

## Ideal Voltage Sources

Cannot be connected in parallel!!!
Real voltage sources include a series resistance ("Thevenin equivalent"), and can be paralleled.

## Ideal Current Sources

Cannot be connected in series!!!
Real current sources include a parallel resistance ("Norton equivalent"), and can be connected in series.

## Real Sources

All sources we observe in nature exhibit a decreasing voltage as they supply increasing current.

We presume that $i-v$ relationship to be linear, so we can write the equations:

$$
\begin{equation*}
v=V_{O C}-i R_{T H} \quad \text { or } \quad i=I_{S C}-\frac{v}{R_{T H}} \tag{4}
\end{equation*}
$$

The linear equations help us visualize what might be inside of a real source:


We can generalize this $\Rightarrow$ any linear resistive circuit can be represented as in Figs. 6 and 7.


Fig. 8. Example of a voltage divider.

## Voltage Dividers

Example - finding the voltage across $R_{B}$ :

$$
\begin{equation*}
V_{B}=\frac{R_{B}}{R_{A}+R_{B}+R_{C}} V_{x} \tag{6}
\end{equation*}
$$

Resistors must be in series, i.e., they must carry the same current!!!
(Sometimes we cheat a little, and use the divider equation if the currents through the resistors are almost the same - we'll note this in class if that is the case)


Fig. 9. Example of a current divider.

## Current Dividers

$$
\begin{equation*}
I_{B}=\frac{\frac{1}{R_{B}}}{\frac{1}{R_{A}}+\frac{1}{R_{B}}+\frac{1}{R_{C}}} I_{X} \tag{7}
\end{equation*}
$$

Resistors must be in parallel, i.e., have the same voltage!!!

## Superposition

Superposition applies to any linear circuit - in fact, this is the definition of a linear circuit!!!
An example of finding a response using superposition:


Fig. 10. The total response current I


Fig. 11. . . . is the sum of the response $I_{A} \ldots$


Fig. 12. . . . and the response $I_{B} \ldots$

## A quick exercise:

Use superposition and voltage division to show that $V_{x}=6 \mathrm{~V}$ :


Fig. 13. A quick exercise . . .

## What's missing from this review???

Node voltages / mesh currents . . .
For the kinds of problems you'll encounter in this course, I think you should forget about these analysis methods!!!

If there is any other way to solve a circuit problem, do it that other way . . you'll arrive at the answer more efficiently, and with more insight.

You'll still need Ohm's and Kirchoff's Laws:
KVL: Sum of voltages around a closed loop is zero.
We'll more often use a different form:
Sum of voltages from point $A$ to point $B$ is the same regardless of the path taken.

KCL: Sum of currents into a node (or area) is zero.

I won't insult you by repeating Ohm's Law here . . .

## Basic Amplifier Concepts



Fig. 14. Block diagram of basic amplifier.

## Signal Source

A signal source is anything that provides the signal, e.g., . . .
. . . the carbon microphone in a telephone handset . . .
. . . the fuel-level sensor in an automobile gas tank . . .

## Amplifier

An amplifier is a system that provides gain ...
... sometimes voltage gain (illustrated below), sometimes current gain, always power gain.


Fig. 15. Generic input signal voltage.


Fig. 16. Output voltage of noninverting amplifier.


Fig. 17. Output voltage of inverting amplifier.


Fig. 18. Block diagram of basic amplifier (Fig. 14 repeated).

## Load

The load is anything we deliver the amplified signal to, e.g., . . .
. . . loudspeaker . . .
. . . the leg of lamb in a microwave oven . . .

## Ground Terminal

Usually there is a ground connection . . .
. . . usually common to input and output . . .
. . . maybe connected to a metal chassis . . .
. . . maybe connected to power-line ground . . .
. . . maybe connected to both . . .
. . . maybe connected to neither . . . use caution!!!

## To work with (analyze and design) amplifiers

we need to visualize what might be inside all three blocks of Fig. 18, i.e., we need models!!!

## Voltage Amplifier Model

This is usually the one we have the most intuition about . . .


Fig. 19. Modeling the source, amplifier, and load with the emphasis on voltage.

## Signal Source

Our emphasis is voltage . . . source voltage decreases as source current increases, as with any real source . . .
. . . so we use a Thevenin equivalent.

## Amplifier Input

When the source is connected to the amplifier, current flows . . . . . . the amplifier must have an input resistance, $R_{i}$.

## Amplifier Output

Output voltage decreases as load current increases . . .
. . . again we use a Thevenin equivalent.

## Load

Load current flows . . . the load appears as a resistance, $R_{L}$.


Fig. 20. Voltage amplifier model (Fig. 19 repeated).

## Open-Circuit Voltage Gain

If we remove $R_{L}$ (i.e., with $R_{L}=\infty$ ) the voltage of the Thevenin source in the amplifier output is the open-circuit output voltage of the amplifier. Thus, $A_{\text {voc }}$ is called the open-circuit voltage gain:

$$
\begin{equation*}
A_{v o c}=\left.\frac{v_{o}}{v_{i}}\right|_{R_{L}=\infty} \tag{8}
\end{equation*}
$$

## Voltage Gain

With a load in place our concept of voltage gain changes slightly:

$$
\begin{equation*}
A_{v}=\frac{v_{o}}{v_{i}} \Rightarrow v_{o}=\frac{R_{L}}{R_{o}+R_{L}} A_{v o c} v_{i} \Rightarrow A_{v}=A_{v o c} \frac{R_{L}}{R_{o}+R_{L}} \tag{9}
\end{equation*}
$$

We can think of this as the amplifier voltage gain if the source were ideal:


Fig. 21. $A_{v}=v_{o} / v_{i}$ illustrated.


Fig. 22. Voltage amplifier model (Fig. 19 repeated).
With our "real" source model we define another useful voltage gain:

$$
\begin{equation*}
A_{v s}=\frac{v_{o}}{v_{s}} \Rightarrow v_{i}=\frac{R_{i}}{R_{S}+R_{i}} v_{s} \Rightarrow A_{v s}=A_{v o c} \frac{R_{i}}{R_{S}+R_{i}} \frac{R_{L}}{R_{o}+R_{L}} \tag{10}
\end{equation*}
$$

Notice that $A_{v}$ and $A_{v s}$ are both less than $A_{v o c}$, due to loading effects.

## Current Gain

We can also define the amplifier current gain:

$$
\begin{equation*}
A_{i}=\frac{i_{o}}{i_{i}}=\frac{v_{o} / R_{L}}{v_{i} / R_{i}}=\frac{v_{o}}{v_{i}} \frac{R_{i}}{R_{L}}=A_{v} \frac{R_{i}}{R_{L}} \tag{11}
\end{equation*}
$$

## Power Gain

Because the amplifier input and load are resistances, we have $P_{o}=V_{o} I_{o}$, and $P_{i}=V_{i} I_{i}$ (rms values). Thus:

$$
\begin{equation*}
G=\frac{P_{o}}{P_{i}}=\frac{V_{o} I_{o}}{V_{i} I_{i}}=A_{v} A_{i}=A_{v}{ }^{2} \frac{R_{i}}{R_{L}}=A_{i}^{2} \frac{R_{L}}{R_{i}} \tag{12}
\end{equation*}
$$

## Power Supplies, Power Conservation, and Efficiency



Fig. 23. Our voltage amplifier model showing power supply and ground connections.

The signal power delivered to the load is converted from the $\underline{d c}$ power provided by the power supplies.

## DC Input Power

$$
\begin{equation*}
P_{S}=V_{A A} I_{A}+V_{B B} I_{B} \tag{13}
\end{equation*}
$$

This is sometimes noted as $P_{I N}$. Use care not to confuse this with the signal input power $P_{i}$.

## Conservation of Power

Signal power is delivered to the load $\Rightarrow P_{0}$
Power is dissipated within the amplifier as heat $\Rightarrow P_{D}$
The total input power must equal the total output power:

$$
\begin{equation*}
P_{S}+P_{i}=P_{o}+P_{D} \tag{14}
\end{equation*}
$$

Virtually always $P_{i} \ll P_{S}$ and is neglected.


Fig. 24. Our voltage amplifier model showing power supply and ground connections (Fig. 23 repeated).

## Efficiency

Efficiency is a figure of merit describing amplifier performance:

$$
\begin{equation*}
\eta=\frac{P_{o}}{P_{s}} \times 100 \% \tag{15}
\end{equation*}
$$

## Amplifier Cascades

Amplifier stages may be connected together (cascaded) :


Fig. 25. A two-amplifier cascade.
Notice that stage 1 is loaded by the input resistance of stage 2.
Gain of stage 1:

$$
\begin{equation*}
A_{v 1}=\frac{v_{o 1}}{V_{i 1}} \tag{16}
\end{equation*}
$$

Gain of stage 2:

$$
\begin{equation*}
A_{v 2}=\frac{v_{o 2}}{v_{i 2}}=\frac{v_{o 2}}{v_{o 1}} \tag{17}
\end{equation*}
$$

Gain of cascade:

$$
\begin{equation*}
A_{v o c}=\frac{v_{o 1}}{v_{i 1}} \frac{v_{o 2}}{v_{o 1}}=A_{v 1} A_{v 2} \tag{18}
\end{equation*}
$$

We can replace the two models by a single model (remember, the model is just a visualization of what might be inside):


Fig. 26. Model of cascade.

## Decibel Notation

Amplifier gains are often not expressed as simple ratios . . . rather they are mapped into a logarithmic scale.
The fundamental definition begins with a power ratio.

## Power Gain

Recall that $G=P_{o} / P_{i}$, and define:

$$
\begin{equation*}
G_{a B}=10 \log G \tag{19}
\end{equation*}
$$

$G_{d B}$ is expressed in units of decibels, abbreviated $d B$.

## Cascaded Amplifiers

We know that $G_{\text {total }}=G_{1} G_{2}$. Thus:

$$
\begin{equation*}
G_{\text {total }, d B}=10 \log G_{1} G_{2}=10 \log G_{1}+10 \log G_{2}=G_{1, d B}+G_{2, d B} \tag{20}
\end{equation*}
$$

Thus, the product of gains becomes the sum of gains in decibels.

## Voltage Gain

To derive the expression for voltage gain in decibels, we begin by recalling from eq. (12) that $G=A_{v}{ }^{2}\left(R_{i} / R_{L}\right)$. Thus:

$$
\begin{align*}
10 \log G & =10 \log A_{v}{ }^{2} \frac{R_{i}}{R_{L}} \\
& =10 \log A_{v}{ }^{2}+10 \log R_{i}-10 \log R_{L}  \tag{21}\\
& =20 \log A_{v}+10 \log R_{i}-10 \log R_{L}
\end{align*}
$$

Even though $R_{i}$ may not equal $R_{L}$ in most cases, we define:

$$
\begin{equation*}
A_{v d B}=20 \log A_{v} \tag{22}
\end{equation*}
$$

Only when $R_{i}$ does equal $R_{L}$, will the numerical values of $G_{d B}$ and $A_{v a B}$ be the same. In all other cases they will differ.

From eq. (22) we can see that in an amplifier cascade the product of voltage gains becomes the sum of voltage gains in decibels.

## Current Gain

In a manner similar to the preceding voltage-gain derivation, we can arrive at a similar definition for current gain:

$$
\begin{equation*}
A_{i d B}=20 \log A_{i} \tag{23}
\end{equation*}
$$

## Using Decibels to Indicate Specific Magnitudes

Decibels are defined in terms of ratios, but are often used to indicate a specific magnitude of voltage or power.
This is done by defining a reference and referring to it in the units notation:

Voltage levels:
dBV , decibels with respect to $1 \mathrm{~V} \ldots$ for example,

$$
\begin{equation*}
3.16 \mathrm{~V}=20 \log \frac{3.16 \mathrm{~V}}{1 \mathrm{~V}}=10 \mathrm{dBV} \tag{24}
\end{equation*}
$$

Power levels:
dBm, decibels with respect to 1 mW . . . for example

$$
\begin{equation*}
5 \mathrm{~mW}=10 \log \frac{5 \mathrm{~mW}}{1 \mathrm{~mW}}=6.99 \mathrm{dBm} \tag{25}
\end{equation*}
$$

dBW, decibels with respect to $1 \mathrm{~W} \ldots$ for example

$$
\begin{equation*}
5 \mathrm{~mW}=10 \log \frac{5 \mathrm{~mW}}{1 \mathrm{~W}}=-23.0 \mathrm{dbW} \tag{26}
\end{equation*}
$$

There is a 30 dB difference between the two previous examples because $1 \mathrm{~mW}=-30 \mathrm{dBW}$ and $1 \mathrm{~W}=+30 \mathrm{dBm}$.

## Other Amplifier Models

Recall, our voltage amplifier model arose from our visualization of what might be inside a real amplifier:


Fig. 27. Modeling the source, amplifier, and load with the emphasis on voltage (Fig. 19 repeated).

## Current Amplifier Model

Suppose we choose to emphasize current. In this case we use Norton equivalents for the signal source and the amplifier:


Fig. 28. Modeling the source, amplifier, and load with the emphasis on current.

The short-circuit current gain is given by:

$$
\begin{equation*}
A_{i s c}=\left.\frac{i_{o}}{i_{i}}\right|_{R_{L}=0} \tag{27}
\end{equation*}
$$

## Transconductance Amplifier Model

Or, we could emphasize input voltage and output current:


Fig. 29. The transconductance amplifier model.
The short-circuit transconductance gain is given by:

$$
\begin{equation*}
\left.G_{m s c}=\left.\frac{i_{o}}{v_{i}}\right|_{R_{L}=0} \quad \text { (siemens, } \mathrm{S}\right) \tag{28}
\end{equation*}
$$

## Transresistance Amplifier Model

Our last choice emphasizes input current and output voltage:


Fig. 30. The transresistance amplifier model.
The open-circuit transresistance gain is given by:

$$
\begin{equation*}
R_{\text {moc }}=\left.\frac{v_{o}}{i_{i}}\right|_{R_{L}=\infty} \quad(\text { ohms }, \Omega) \tag{29}
\end{equation*}
$$

Any of these four models can be used to represent what might be inside of a real amplifier.
Any of the four can be used to model the same amplifier!!!

- Models obviously will be different inside the amplifier.
- If the model parameters are chosen properly, they will behave identically at the amplifier terminals!!!

We can change from any kind of model to any other kind:

- Change Norton equivalent to Thevenin equivalent (if necessary).
- Change the dependent source's variable of dependency with Ohm's Law $\Rightarrow v_{i}=i_{i} R_{i}$ (if necessary).

Try it!!! Pick some values and practice!!!

## Amplifier Resistances and Ideal Amplifiers

## Ideal Voltage Amplifier

Let's re-visit our voltage amplifier model:


Fig. 31. Voltage amplifier model.

We're thinking voltage, and we're thinking amplifier . . . so how can we maximize the voltage that gets delivered to the load?

- We can get the most voltage out of the signal source if $R_{i} \gg R_{S}$, i.e., if the amplifier can "measure" the signal voltage with a high input resistance, like a voltmeter does.

In fact, if $R_{i} \Rightarrow \infty$, we won't have to worry about the value of $R_{S}$ at all!!!

- We can get the most voltage out of the amplifier if $R_{o} \ll R_{L}$, i.e., if the amplifier can look as much like a voltage source as possible.
In fact, if $R_{o} \Rightarrow 0$, we won't have to worry about the value of $R_{L}$ at all!!!

So, in an ideal world, we could have an ideal amplifier!!!


Fig. 32. Ideal voltage amplifier. Signal source and load are omitted for clarity.

An ideal amplifier is only a concept; we cannot build one.
But an amplifier may approach the ideal, and we may use the model, if only for its simplicity.

## Ideal Current Amplifier

Now let's revisit our current amplifier model:


Fig. 33. Current amplifier model (Fig. 28 repeated).
How can we maximize the current that gets delivered to the load?

- We can get the most current out of the signal source if $R_{i} \ll R_{S}$, i.e., if the amplifier can "measure" the signal current with a low input resistance, like an ammeter does.

In fact, if $R_{i} \Rightarrow 0$, we won't have to worry about the value of $R_{S}$ at all!!!

- We can get the most current out of the amplifier if $R_{o} \gg R_{L}$, i.e., if the amplifier can look as much like a current source as possible.

In fact, if $R_{o} \Rightarrow \infty$, we won't have to worry about the value of $R_{L}$ at all!!!
This leads us to our conceptual ideal current amplifier:


Fig. 34. Ideal current amplifier.

## Ideal Transconductance Amplifier

With a mixture of the previous concepts we can conceptualize an ideal transconductance amplifier.

This amplifier ideally measures the input voltage and produces an output current:


Fig. 35. Ideal transconductance amplifier.

## Ideal Transresistance Amplifier

Our final ideal amplifier concept measures input current and produces an output voltage:


Fig. 36. Ideal transresistance amplifier.

## Uniqueness of Ideal Amplifiers

Unlike our models of "real" amplifiers, ideal amplifier models cannot be converted from one type to another (try it . . .).

## Frequency Response of Amplifiers

## Terms and Definitions

In real amplifiers, gain changes with frequency . . .
"Frequency" implies sinusoidal excitation which, in turn, implies phasors . . . using voltage gain to illustrate the general case:

$$
\begin{equation*}
\mathbf{A}_{\mathbf{v}}=\frac{\mathbf{V}_{\mathbf{o}}}{\mathbf{V}_{\mathbf{i}}}=\frac{\left|\mathbf{V}_{\mathbf{o}}\right| \angle \mathbf{V}_{\mathbf{o}}}{\left|\mathbf{V}_{\mathbf{i}}\right| \angle \mathbf{V}_{\mathbf{i}}}=\left|A_{\mathbf{v}}\right| \angle \mathbf{A}_{\mathbf{v}} \tag{30}
\end{equation*}
$$

Both $\left|\mathbf{A}_{\mathbf{v}}\right|$ and $\angle \mathbf{A}_{\mathbf{v}}$ are functions of frequency and can be plotted.
Magnitude Response:
A plot of $\left|\mathbf{A}_{\mathrm{v}}\right|$ vs. $f$ is called the magnitude response of the amplifier.

## Phase Response:

A plot of $\angle \mathbf{A}_{v}$ vs. $f$ is called the phase response of the amplifier.
Frequency Response:
Taken together the two responses are called the frequency response . . . though often in common usage the term frequency response is used to mean only the magnitude response.

Amplifier Gain:
The gain of an amplifier usually refers only to the magnitudes:

$$
\begin{equation*}
\left|\mathbf{A}_{\mathbf{v}}\right|_{\mathrm{dB}}=20 \log \left|\mathbf{A}_{\mathbf{v}}\right| \tag{31}
\end{equation*}
$$

## The Magnitude Response

Much terminology and measures of amplifier performance are derived from the magnitude response . . .


Fig. 37. Magnitude response of a dc-coupled, or direct-coupled amplifier.


Fig. 38. Magnitude response of an ac-coupled, or RC-coupled amplifier.
$\mid A_{v \text { mid dB }}$ is called the midband gain ...
$f_{L}$ and $f_{H}$ are the $3-d B$ frequencies, the corner frequencies, or the half-power frequencies (why this last one?) . . .
$B$ is the $3-d B$ bandwidth, the half-power bandwidth, or simply the bandwidth (of the midband region) . . .

## Causes of Reduced Gain at Higher Frequencies

Stray wiring inductances . . .

## Stray capacitances . . .

Capacitances in the amplifying devices (not yet included in our amplifier models) . . .

The figure immediately below provides an example:


Fig. 39. Two-stage amplifier model including stray wiring inductance and stray capacitance between stages. These effects are also found within each amplifier stage.

## Causes of Reduced Gain at Lower Frequencies

This decrease is due to capacitors placed between amplifier stages (in RC-coupled or capacitively-coupled amplifiers) . . .

This prevents dc voltages in one stage from affecting the next.
Signal source and load are often coupled in this manner also.


Fig. 40. Two-stage amplifier model showing capacitive coupling between stages.

## Differential Amplifiers

Many desired signals are weak, differential signals in the presence of much stronger, common-mode signals.
Example:
Telephone lines, which carry the desired voice signal between the green and red (called tip and ring) wires.
The lines often run parallel to power lines for miles along highway right-of-ways . . . resulting in an induced 60 Hz voltage (as much as 30 V or so) from each wire to ground.
We must extract and amplify the voltage difference between the wires, while ignoring the large voltage common to the wires.

## Modeling Differential and Common-Mode Signals



Fig. 41. Representing two sources by their differential and common-mode components.

As shown above, any two signals can be modeled by a differential component, $v_{I D}$, and a common-mode component, $v_{I C M}$, if:

$$
\begin{equation*}
v_{I 1}=v_{I C M}+\frac{v_{I D}}{2} \quad \text { and } \quad v_{I 2}=v_{I C M}-\frac{v_{I D}}{2} \tag{32}
\end{equation*}
$$

Solving these simultaneous equations for $v_{I D}$ and $v_{I C M}$ :

$$
\begin{equation*}
v_{1 D}=v_{11}-v_{12} \quad \text { and } \quad v_{I C M}=\frac{v_{11}+v_{12}}{2} \tag{33}
\end{equation*}
$$

Note that the differential voltage $v_{I D}$ is the difference between the signals $v_{11}$ and $v_{12}$, while the common-mode voltage $v_{1 C M}$ is the average of the two (a measure of how they are similar).

## Amplifying Differential and Common-Mode Signals

We can use superposition to describe the performance of an amplifier with these signals as inputs:


Fig. 42. Amplifier with differential and common-mode input signals.

A differential amplifier is designed so that $A_{d}$ is very large and $A_{c m}$ is very small, preferably zero.

Differential amplifier circuits are quite clever - they are the basic building block of all operational amplifiers

## Common-Mode Rejection Ratio

A figure of merit for "diff amps," CMRR is expressed in decibels:

$$
\begin{equation*}
C M R R_{a B}=20 \log \frac{\left|A_{d}\right|}{\left|A_{c m}\right|} \tag{34}
\end{equation*}
$$

## Ideal Operational Amplifiers



Fig. 43. The ideal operational amplifier:
schematic symbol, input and output voltages, and input-output relationship.

The ideal operational amplifier is an ideal differential amplifier:

$$
\begin{array}{ll}
A_{o}=A_{d}=\infty & A_{c m}=0 \\
R_{i}=\infty & R_{o}=0
\end{array}
$$

$$
B=\infty
$$

The input marked " + " is called the noninverting input . . .
The input marked "-" is called the inverting input . . .
The model, just a voltage-dependent voltage source with the gain $A_{0}\left(v_{+}-v_{-}\right)$, is so simple that you should get used to analyzing circuits with just the schematic symbol.

## Ideal Operational Amplifier Operation

With $A_{o}=\infty$, we can conceive of three rules of operation:

1. If $v_{+}>v_{-}$then $v_{o}$ increases...
2. If $v_{+}<v$. then $v_{o}$ decreases...
3. If $v_{+}=v_{\text {. }}$ then $v_{o}$ does not change ...

In a real op amp $v_{o}$ cannot exceed the dc power supply voltages, which are not shown in Fig. 43.

In normal use as an amplifier, an operational amplifier circuit employs negative feedback - a fraction of the output voltage is applied to the inverting input.

## Op Amp Operation with Negative Feedback

Consider the effect of negative feedback:

- If $v_{+}>v_{-}$then $v_{o}$ increases...

Because a fraction of $v_{o}$ is applied to the inverting input, $v$ increases . . .

The "gap" between $v_{+}$and $v_{-}$is reduced and will eventually become zero...

Thus, $v_{o}$ takes on the value that causes $v_{+}-v_{-}=0!!!$

- If $v_{+}<v_{.}$then $v_{o}$ decreases...

Because a fraction of $v_{o}$ is applied to the inverting input, $v$. decreases...

The "gap" between $v_{+}$and $v_{-}$is reduced and will eventually become zero...

Thus, $v_{o}$ takes on the value that causes $v_{+}-v_{-}=0!!!$
In either case, the output voltage takes on whatever value that causes $v_{+}-v_{-}=0!!!$

In analyzing circuits, then, we need only determine the value of $v_{o}$ which will cause $v_{+}-v_{-}=0$.

## Slew Rate

So far we have said nothing about the rate at which $v_{o}$ increases or decreases . . . this is called the slew rate.

In our ideal op amp, we'll presume the slew rate is as fast as we need it to be (i.e., infinitely fast).

## Op Amp Circuits - The Inverting Amplifier

Let's put our ideal op amp concepts to work in this basic circuit:


Fig. 44. Inverting amplifier circuit.

## Voltage Gain

Because the ideal op amp has $R_{i}=\infty$, the current into the inputs will be zero.

This means $i_{1}=i_{2}$, i.e., resistors $\underline{R}_{1}$ and $R_{2}$ form a voltage dividerlll
Therefore, we can use superposition to find the voltage $v_{\text {- }}$.
(Remember the quick exercise on p. 4 ??? This is the identical problem!!!!:

$$
\begin{equation*}
v_{-}=\frac{v_{i} R_{2}+v_{o} R_{1}}{R_{1}+R_{2}} \tag{35}
\end{equation*}
$$

Now, because there is negative feedback, $v_{o}$ takes on whatever value that causes $v_{+}-v_{-}=0$, and $v_{+}=0!!!$

Thus, setting eq. (35) to zero, we can solve for $v_{o}$ :

$$
\begin{equation*}
v_{i} R_{2}+v_{o} R_{1}=0 \Rightarrow v_{o}=-\frac{R_{2}}{R_{1}} v_{i} \Rightarrow A_{v}=-\frac{R_{2}}{R_{1}} \tag{36}
\end{equation*}
$$



Fig. 45. Inverting amplifier circuit
(Fig. 44 repeated).

## Input Resistance

This means resistance "seen" by the signal source $v_{i}$, not the input resistance of the op amp, which is infinite.

Because $v_{-}=0$, the voltage across $R_{1}$ is $v_{i}$. Thus:

$$
\begin{equation*}
i_{1}=\frac{v_{i}}{R_{1}} \Rightarrow R_{i n}=\frac{v_{i}}{i_{1}}=\frac{v_{i}}{\frac{v_{i}}{R_{1}}}=R_{1} \tag{37}
\end{equation*}
$$

## Output Resistance

This is the Thevenin resistance which would be "seen" by a load looking back into the circuit (Fig. 45 does not show a load attached). Our op amp is ideal; its Thevenin output resistance is zero:

$$
\begin{equation*}
R_{O}=0 \tag{38}
\end{equation*}
$$

## Op Amp Circuits - The Noninverting Amplifier

If we switch the $v_{i}$ and ground connections on the inverting amplifier, we obtain the noninverting amplifier:


Fig. 46. Noninverting amplifier circuit.

## Voltage Gain

This time our rules of operation and a voltage divider equation lead to:

$$
\begin{equation*}
v_{i}=v_{+}=v_{-}=\frac{R_{1}}{R_{1}+R_{2}} v_{o} \tag{39}
\end{equation*}
$$

from which:

$$
\begin{equation*}
v_{o}=\frac{R_{1}+R_{2}}{R_{1}} v_{i}=\left(1+\frac{R_{2}}{R_{1}}\right) v_{i} \Rightarrow A_{v}=1+\frac{R_{2}}{R_{1}} \tag{40}
\end{equation*}
$$

## Input and Output Resistance

The source is connected directly to the ideal op amp, so:

$$
\begin{equation*}
R_{i n}=R_{i}=\infty \tag{41}
\end{equation*}
$$

A load "sees" the same ideal Thevenin resistance as in the inverting case:

$$
\begin{equation*}
R_{O}=0 \tag{42}
\end{equation*}
$$

## Op Amp Circuits - The Voltage Follower



Fig. 47. The voltage follower.

## Voltage Gain

This one is easy:

$$
\begin{equation*}
v_{i}=v_{+}=v_{-}=v_{o} \Rightarrow A_{v}=1 \tag{43}
\end{equation*}
$$

i.e., the output voltage follows the input voltage.

## Input and Output Resistance

By inspection, we should see that these values are the same as for the noninverting amplifier . . .

$$
\begin{equation*}
R_{i n}=\infty \quad \text { and } \quad R_{O}=0 \tag{44}
\end{equation*}
$$

In fact, the follower is just a special case of the noninverting amplifier, with $R_{1}=\infty$ and $R_{2}=0!!!$

## Op Amp Circuits - The Inverting Summer

This is a variation of the inverting amplifier:


Fig. 48. The inverting summer.

## Voltage Gain

We could use the superposition approach as we did for the standard inverter, but with three sources the equations become unnecessarily complicated . . . so let's try this instead . . .

Recall . . . $v_{o}$ takes on the value that causes $v_{-}=v_{+}=0 \ldots$
So the voltage across $R_{A}$ is $v_{A}$ and the voltage across $R_{B}$ is $v_{B}$ :

$$
\begin{equation*}
i_{A}=\frac{v_{A}}{R_{A}} \quad \text { and } \quad i_{B}=\frac{v_{B}}{R_{B}} \tag{45}
\end{equation*}
$$

Because the current into the op amp is zero:

$$
\begin{equation*}
i_{F}=i_{A}+i_{B} \quad \text { and } \quad v_{R_{F}}=R_{F}\left(i_{A}+i_{B}\right)=R_{F}\left(\frac{v_{A}}{R_{A}}+\frac{v_{B}}{R_{B}}\right) \tag{46}
\end{equation*}
$$

Finally, the voltage rise to $v_{O}$ equals the drop across $R_{F}$ :

$$
\begin{equation*}
v_{O}=-\left(\frac{R_{F}}{R_{A}} v_{A}+\frac{R_{F}}{R_{B}} v_{B}\right) \tag{47}
\end{equation*}
$$

## Op Amp Circuits - Another Inverting Amplifier

If we want very large gains with the standard inverting amplifier of Fig. 44, one of the resistors will be unacceptably large or unacceptably small...
We solve this problem with the following circuit:


Fig. 49. An inverting amplifier with a resistive $T$-network for the feedback element.

## Voltage Gain

One common approach to a solution begins with a KCL equation at the $R_{2}-R_{3}-R_{4}$ junction . . .
. . . we'll use the superposition \& voltage divider approach, after we apply some network reduction techniques.
Notice that $R_{3}, R_{4}$ and the op amp output voltage source can be replaced with a Thevenin equivalent:


Fig. 50. Replacing part of the original circuit with a Thevenin equivalent

The values of the Thevenin elements in Fig. 50 are:

$$
\begin{equation*}
v_{T H}=\frac{R_{3}}{R_{3}+R_{4}} v_{0} \quad \text { and } \quad R_{T H}=R_{3} \| R_{4} \tag{48}
\end{equation*}
$$

With the substitution of Fig. 50 we can simplify the original circuit:


Fig. 51. Equivalent circuit to original amplifier.
Again, $v_{O}$, and therefore $v_{T H}$, takes on the value necessary to make $v_{+}-v_{-}=0 \ldots$

We've now solved this problem twice before (the "quick exercise" on p. 4, and the standard inverting amplifier analysis of p. 31):

$$
\begin{equation*}
v_{T H}=-\frac{R_{E Q}}{R_{1}} v_{i} \tag{49}
\end{equation*}
$$

Substituting for $v_{T H}$ and $R_{E Q}$, and solving for $v_{O}$ and $A_{V}$ :

$$
\begin{gather*}
\frac{R_{3}}{R_{3}+R_{4}} v_{0}=-\frac{R_{2}+\left(R_{3} \| R_{4}\right)}{R_{1}} v_{i}=-\left(\frac{R_{2}}{R_{1}}+\frac{R_{3} \| R_{4}}{R_{1}}\right) v_{i}  \tag{50}\\
A_{v}=\frac{v_{0}}{v_{i}}=-\left(1+\frac{R_{4}}{R_{3}}\right)\left(\frac{R_{2}}{R_{1}}+\frac{R_{3} \| R_{4}}{R_{1}}\right) \tag{51}
\end{gather*}
$$

## Op Amp Circuits - Differential Amplifier

The op amp is a differential amplifier to begin with, so of course we can build one of these!!!


Fig. 52. The differential amplifier.

## Voltage Gain

Again, $v_{0}$ takes on the value required to make $v_{+}=v_{\text {. }}$. Thus:

$$
\begin{equation*}
v_{+}=\frac{R_{2}}{R_{1}+R_{2}} v_{2}=v_{-} \tag{52}
\end{equation*}
$$

We can now find the current $i_{1}$, which must equal the current $i_{2}$ :

$$
\begin{equation*}
i_{1}=\frac{v_{1}-v_{-}}{R_{1}}=\frac{v_{1}}{R_{1}}-\frac{R_{2}}{R_{1}\left(R_{1}+R_{2}\right)} v_{2}=i_{2} \tag{53}
\end{equation*}
$$

Knowing $i_{2}$, we can calculate the voltage across $R_{2} \ldots$

$$
\begin{equation*}
v_{R_{2}}=i_{2} R_{2}=\frac{R_{2}}{R_{1}} v_{1}-\frac{R_{2} R_{2}}{R_{1}\left(R_{1}+R_{2}\right)} v_{2} \tag{54}
\end{equation*}
$$

Then we sum voltage rises to the output terminal:

$$
\begin{equation*}
v_{O}=v_{+}-v_{R_{2}}=\frac{R_{2}}{R_{1}+R_{2}} v_{2}-\frac{R_{2}}{R_{1}} v_{1}+\frac{R_{2} R_{2}}{R_{1}\left(R_{1}+R_{2}\right)} v_{2} \tag{55}
\end{equation*}
$$

Working with just the $v_{2}$ terms from eq. (55) . . .

$$
\begin{gather*}
\frac{R_{2}}{R_{1}+R_{2}} v_{2}+\frac{R_{2} R_{2}}{R_{1}\left(R_{1}+R_{2}\right)} v_{2}=\frac{R_{1} R_{2}}{R_{1}\left(R_{1}+R_{2}\right)} v_{2}+\frac{R_{2} R_{2}}{R_{1}\left(R_{1}+R_{2}\right)} v_{2}  \tag{56}\\
=\frac{R_{1} R_{2}+R_{2} R_{2}}{R_{1}\left(R_{1}+R_{2}\right)} v_{2}=\frac{R_{2}\left(R_{1}+R_{2}\right)}{R_{1}\left(R_{1}+R_{2}\right)} v_{2}=\frac{R_{2}}{R_{1}} v_{2} \tag{57}
\end{gather*}
$$

And, finally, returning the resulting term to eq. (55):

$$
\begin{equation*}
v_{O}=-\frac{R_{2}}{R_{1}} v_{1}+\frac{R_{2}}{R_{1}} v_{2}=\frac{R_{2}}{R_{1}}\left(v_{2}-v_{1}\right) \tag{58}
\end{equation*}
$$

So, under the conditions that we can have identical resistors (and an ideal op amp) we truly have a differential amplifier!!!

## Op Amp Circuits - Integrators and Differentiators

Op amp circuits are not limited to resistive elements!!!
The Integrator


Fig. 53. Op amp integrator.

From our rules and previous experience we know that $v_{-}=0$ and $i_{R}=i_{C}$, so ...

$$
\begin{equation*}
i_{R}=\frac{v_{i}}{R}=i_{C} \tag{59}
\end{equation*}
$$

From the $i-v$ relationship of a capacitor:

$$
\begin{equation*}
v_{C}=\frac{1}{C} \int_{-\infty}^{t} i_{C} d t=\frac{1}{C} \int_{0}^{t} i_{C} d t+v_{C}(0) \tag{60}
\end{equation*}
$$

Combining the two previous equations, and recognizing that $v_{O}=-v_{C}$ :

$$
\begin{equation*}
v_{O}=-\frac{1}{C} \int_{0}^{t} \frac{v_{i}}{R} d t+v_{C}(0)=-\frac{1}{R C} \int_{0}^{t} v_{i} d t+v_{C}(0) \tag{61}
\end{equation*}
$$

Normally $v_{c}(0)=0$ (but not always). Thus the output is the integral of $v_{i}$, inverted, and scaled by $1 / R C$.

The Differentiator


Fig. 54. The op amp differentiator.

This analysis proceeds in the same fashion as the previous analysis.

From our rules and previous experience we know that $v_{-}=0$ and $i_{C}=i_{R} \ldots$

From the $i-v$ relationship of a capacitor:

$$
\begin{equation*}
i_{C}=C \frac{d v_{C}}{d t}=C \frac{d v_{i}}{d t}=i_{R} \tag{62}
\end{equation*}
$$

Recognizing that $v_{O}=-v_{R}$ :

$$
\begin{equation*}
v_{O}=-v_{R}=-i_{R} R=-R C \frac{d v_{i}}{d t} \tag{63}
\end{equation*}
$$

## Op Amp Circuits - Designing with Real Op Amps

## Resistor Values

Our ideal op amp can supply unlimited current; real ones can't . . .


Fig. 55. Noninverting amplifier with load.

To limit $i_{F}+i_{L}$ to a reasonable value, we adopt the "rule of thumb" that resistances should be greater than approx. $100 \Omega$.

Of course this is highly dependent of the type of op amp to be used in a design.

Larger resistances render circuits more susceptible to noise and more susceptible to environmental factors.

To limit these problems we adopt the "rule of thumb" that resistances should be less than approximately $1 \mathrm{M} \Omega$.

## Source Resistance and Resistor Tolerances



In some designs $R_{S}$ will affect desired gain.

Resistor tolerances will also affect gain.

Fig. 56. Inverting amplifier including source resistance.
If we wish to ignore source resistance effects, resistances must be much larger than $R_{S}$ (if possible).

Resistor tolerances must also be selected carefully.

## Graphical Solution of Simultaneous Equations

Let's re-visit some $7^{\text {th }}$-grade algebra . . . we can find the solution of two simultaneous equations by plotting them on the same set of axes.

Here's a trivial example:

$$
\begin{equation*}
y=x \quad \text { and } \quad y=4 \tag{64}
\end{equation*}
$$

We plot both equations:


Fig. 57. Simple example of obtaining the solution to simultaneous equations using a graphical method.

Obviously, the solution is where the two plots intersect, at $x=4$, $y=4 \ldots$

Let's try another one:

$$
y=\left\{\begin{array}{c}
0, \text { for } x<0  \tag{65}\\
0.4 x^{2}, \text { for } x \geq 0
\end{array}\right.
$$

and

$$
\begin{equation*}
y=8-\frac{4 x}{5} \tag{66}
\end{equation*}
$$



Fig. 58. Another example of graphically finding the solution to simultaneous equations.

Here we see that the solution is approximately at $x=3.6, y=5.2$.
Note that we lose some accuracy with a graphical method, but, we gain the insight that comes with the "picture."

If we change the previous example slightly, we'll see that we can't arbitrarily neglect the other quadrants:

$$
\begin{equation*}
y=0.4 x^{2}, \text { for all } x \tag{67}
\end{equation*}
$$

and

$$
\begin{equation*}
y=8-\frac{4 x}{5} \tag{68}
\end{equation*}
$$



Fig. 59. Graphically finding multiple solutions.

Now we have two solutions - the first one we found before, at $x=3.6, y=5.2 \ldots$ the second solution is at $x=-5.5, y=12.5$.

In the pages and weeks to come, we will often use a graphical method to find current and voltage in a circuit.

This technique is especially well-suited to circuits with nonlinear elements.

## Diodes

When we "place" $p$-type semiconductor adjacent to $n$-type semiconductor, the result is an element that easily allows current to flow in one direction, but restricts current flow in the opposite direction . . . this is our first nonlinear element:


Fig. 60. Simplified physical construction and schematic symbol of a diode.

The free holes "wish" to combine with the free electrons . . .
When we apply an external voltage that facilitates this combination (a forward voltage, $v_{D}>0$ ), current flows easily.

When we apply an external voltage that opposes this combination, (a reverse voltage, $v_{D}<0$ ), current flow is essentially zero.

Of course, we can apply a large enough reverse voltage to force current to flow . . .this is not necessarily destructive.

Thus, the typical diode $i-v$ characteristic:


Fig. 61. PSpice-generated $i-v$ characteristic for a 1 N750 diode showing the various regions of operation.
$V_{F}$ is called the forward knee voltage, or simply, the forward voltage.

- It is typically approximately 0.7 V , and has a temperature coefficient of approximately $-2 \mathrm{mV} / \mathrm{K}$
$V_{B}$ is called the breakdown voltage.
- It ranges from 3.3 V to kV , and is usually given as a positive value.

Diodes intended for use in the breakdown region are called zener diodes (or, less often, avalanche diodes).

In the reverse bias region, $\left|i_{0}\right| \approx 1$ nA for low-power ("signal") diodes.

## Graphical Analysis of Diode Circuits

We can analyze simple diode circuits using the graphical method described previously:


Fig. 62. Example circuit to illustrate graphical diode circuit analysis.


Fig. 63. Thevenin eq. of
Fig. 62 identified.

$\ldots$ where $V_{O C}$ and $I_{S C}$ are the opencircuit voltage and the short-circuit current, respectively.

A plot of this line is called the load line, and the graphical procedure is called load-line analysis.

Fig. 64. Graphical solution.

## Examples of Load-Line Analysis



Fig. 65. Example circuit
(Fig. 62 repeated).
Case 1: $V_{O C}=V_{S}=2.5 \mathrm{~V}$ and $I_{S C}=2.5 \mathrm{~V} / 125 \Omega=20 \mathrm{~mA}$.
We locate the intercepts, and draw the line.
The solution is at $v_{D} \approx 0.71 \mathrm{~V}, i_{D} \approx 14.3 \mathrm{~mA}$
Case 2: $V_{O C}=V_{S}=1 \mathrm{~V}$ and $I_{S C}=1 \mathrm{~V} / 25 \Omega=40 \mathrm{~mA}$
$I_{\text {sc }}$ is not on scale, so we use the slope: $\frac{1}{25 \Omega}=\frac{40 \mathrm{~mA}}{\mathrm{~V}}=\frac{20 \mathrm{~mA}}{0.5 \mathrm{~V}}$
The solution is at $v_{D} \approx 0.70 \mathrm{~V}, i_{D} \approx 12.0 \mathrm{~mA}$


Fig. 66. Example solutions.

Case 3: $\quad V_{\text {OC }}=V_{S}=10 \mathrm{~V}$ $I_{s C}=10 \mathrm{~V} / 1 \mathrm{k} \Omega=10 \mathrm{~mA}$
$V_{\text {OC }}$ not on scale, use slope:
$\frac{1}{1 \mathrm{k} \Omega}=\frac{1 \mathrm{~mA}}{\mathrm{~V}}=\frac{2.5 \mathrm{~mA}}{2.5 \mathrm{~V}}$
The solution is at:
$v_{D} \approx 0.68 \mathrm{~V}, \quad i_{D} \approx 9.3 \mathrm{~mA}$

## Diode Models

Graphical solutions provide insight, but neither convenience nor accuracy . . . for accuracy, we need an equation.

## The Shockley Equation

$$
\begin{equation*}
i_{D}=I_{S}\left[\exp \left(\frac{v_{D}}{n V_{T}}\right)-1\right] \tag{70}
\end{equation*}
$$

or conversely

$$
\begin{equation*}
v_{D}=n V_{T} \ln \left(\frac{i_{D}}{I_{S}}+1\right) \tag{71}
\end{equation*}
$$

where,
$I_{S}$ is the saturation current, $\approx 10 \mathrm{fA}$ for signal diodes $I_{s}$ approx. doubles for every 5 K increase in temp.
$n$ is the emission coefficient, $1 \leq n \leq 2$
$n=1$ is usually accurate for signal diodes ( $i_{D}<10 \mathrm{~mA}$ )
$V_{T}$ is the thermal voltage, $V_{T}=\frac{k T}{q}$
k, Boltzmann's constant, $k=1.38\left(10^{-23}\right) \mathrm{J} / \mathrm{K}$
$T$. temperature in kelvins
$q$, charge of an electron, $q=1.6\left(10^{-19}\right) \mathrm{C}$

Note: $\quad$ at $T=300 \mathrm{~K}, V_{T}=25.9 \mathrm{mV}$
we'll use $V_{T}=25 \mathrm{mV}$ as a matter of convenience.

Repeating the two forms of the Shockley equation:

$$
\begin{gather*}
i_{D}=I_{S}\left[\exp \left(\frac{v_{D}}{n V_{T}}\right)-1\right]  \tag{73}\\
v_{D}=n V_{T} \ln \left(\frac{i_{D}}{I_{S}}+1\right) \tag{74}
\end{gather*}
$$

Forward Bias Approximation:
For $v_{D}$ greater than a few tenths of a volt, $\exp \left(v_{D} / n V_{T}\right) \gg 1$, and:

$$
\begin{equation*}
i_{D} \approx I_{S} \exp \left(\frac{v_{D}}{n V_{T}}\right) \tag{75}
\end{equation*}
$$

Reverse Bias Approximation:
For $v_{D}$ less than a few tenths (negative), $\exp \left(v_{D} / n V_{T}\right) \ll 1$, and:

$$
\begin{equation*}
i_{D} \approx-I_{S} \tag{76}
\end{equation*}
$$

At High Currents:

$$
\begin{equation*}
v_{D}=n V_{T} \ln \left(\frac{i_{D}}{I_{S}}+1\right)+i_{D} R_{S} \tag{77}
\end{equation*}
$$

where $R_{S}$ is the resistance of the bulk semiconductor material, usually between $10 \Omega$ and $100 \Omega$.

Let's stop and review . . .

- Graphical solutions provide insight, not accuracy.
- The Shockley equation provides accuracy, not convenience.

But we can approximate the diode $i-v$ characteristic to provide convenience, and reasonable accuracy in many cases . . .

## The Ideal Diode



Fig. 67. Ideal diode $i-v$ characteristic.

This is the diode we'd like to have.
We normally ignore the breakdown region (although we could model this, too).
Both segments are linear . . . if we knew the correct segment we could use linear analysis!!!

In general we don't know which line segment is correct . . .so we must guess, and then determine if our guess is correct.

If we guess "ON," we know that $v_{D}=0$, and that $i_{D}$ must turn out to be positive if our guess is correct.

If we guess "OFF," we know that $i_{D}=0$, and that $v_{D}$ must turn out to be negative if our guess is correct.

An Ideal Diode Example:


Fig. 68.Circuit for an ideal diode example.


Fig. 69.Equivalent circuit if the diode is OFF.


Fig. 70.Calculating $v_{D}$ for the OFF diode.


Fig. 71.Equivalent circuit if the diode is ON .


Fig. 72.Calculating $i_{D}$ for the ON diode.

We need first to assume a diode state, i.e., ON or OFF.

We'll arbitrarily choose OFF.

If OFF, $i_{D}=0$, i.e., the diode is an open circuit.

We can easily find $v_{D}$ using voltage division and $\mathrm{KVL} \Rightarrow v_{D}=3 \mathrm{~V}$.
$v_{D}$ is not negative, so diode must be ON.

If $\mathrm{ON}, v_{D}=0$, i.e., the diode is a short circuit.

We can easily find $i_{D}$ using Thevenin eqs.
$\Rightarrow i_{D}=667 \mu \mathrm{~A}$.
No contradictions !!!

Let's review the techniques, or rules, used in analyzing ideal diode circuits. These rules apply even to circuits with multiple diodes:


Fig. 73. Ideal diode $i-v$ characteristic.
(Fig. 67 repeated)

1. Make assumptions about diode states.
2. Calculate $v_{D}$ for all OFF diodes, and $i_{D}$ for all ON diodes.
3. If all OFF diodes have $v_{D}<0$, and all ON diodes have $i_{D}>0$, the initial assumption was correct. If not make new assumption and repeat.

## Piecewise-Linear Diode Models

This is a generalization of the ideal diode concept.
Piecewise-linear modeling uses straight line segments to approximate various parts of a nonlinear $i-v$ characteristic.


Fig. 74. A piecewise-linear segment.

The line segment at left has the equation:

$$
\begin{equation*}
v=V_{x}+i R_{x} \tag{78}
\end{equation*}
$$

The same equation is provided by the following circuit:


Fig. 75. Circuit producing eq. (?).

Thus, we can use the line segments of Fig. 74 to approximate portions of an element's nonlinear $i-v$ characteristic . . .
. . . and use the equivalent circuits of Fig. 75 to represent the element with the approximated characteristic!!!

A "complete" piecewise-linear diode model looks like this:


Fig. 76. A diode $i-v$ characteristic (red) and its piecewise-linear equivalent (blue).

- In the forward bias region . . .
... the approximating segment is characterized by the forward voltage, $V_{F}$, and the forward resistance, $R_{F}$.
- In the reverse bias region . . .
$\ldots$ the approximating segment is characterized by $i_{D}=0$, i.e., an open circuit.
- In the breakdown region . . .
. . . the approximating segment is characterized by the zener voltage, $V_{Z}$, (or breakdown voltage, $V_{B}$ ) and the zener resistance, $R_{z}$.


## A Piecewise-Linear Diode Example:

We have modeled a diode using piecewise-linear segments with:

$$
V_{F}=0.5 \mathrm{~V}, R_{F}=10 \Omega \text {, and } V_{Z}=7.5 \mathrm{~V}, R_{Z}=2.5 \Omega
$$

Let us find $i_{D}$ and $v_{D}$ in the following circuit:


Fig. 77. Circuit for piecewiselinear example.

We need to "guess" a line segment.
Because the 5 V source would tend to force current to flow in a clockwise direction, and that is the direction of forward diode current, let us choose the forward bias region first.

Our equivalent circuit for the forward bias region is shown at left. We have


Fig. 78. Equivalent circuit in forward bias region.

$$
\begin{align*}
& i_{D}=\frac{5 \mathrm{~V}-0.5 \mathrm{~V}}{500 \Omega+10 \Omega}=8.82 \mathrm{~mA}  \tag{79}\\
& \text { and } \\
& \begin{aligned}
v_{D} & =0.5 \mathrm{~V}+(8.82 \mathrm{~mA})(10 \Omega) \\
& =0.588 \mathrm{~V}
\end{aligned} \tag{80}
\end{align*}
$$

## Other Piecewise-Linear Models



Fig. 79. Ideal diode $i-v$ characteristic.
(Fig. 67 repeated)


Fig. 80. l-v characteristic of constant voltage drop diode model.

Our ideal diode model is a special case...
$\ldots$ it has $V_{F}=0, R_{F}=0$ in the forward bias region...
. . . it doesn't have a breakdown region.

The constant voltage drop diode model is also a special case...
... it has $R_{F}=0$ in the forward bias region...
$\ldots V_{F}$ usually 0.6 to $0.7 \mathrm{~V} \ldots$ . . . it doesn't have a breakdown region

## Diode Applications - The Zener Diode Voltage Regulator

## Introduction

This application uses diodes in the breakdown region...
For $V_{z}<6 \mathrm{~V}$ the physical breakdown phenomenon is called zener breakdown (high electric field). It has a negative temperature coefficient.

For $V_{z}>6 \mathrm{~V}$ the mechanism is called avalanche breakdown (high kinetic energy). It has a positive temperature coefficient.

For $V_{z} \approx 6 \mathrm{~V}$ the breakdown voltage has nearly zero temperature coefficient, and a nearly vertical $i-v$ char. in breakdown region, i.e., a very small $R_{z}$.

These circuits can produce nearly constant voltages when used with voltage supplies that have variable or unpredictable output voltages. Hence, they are called voltage regulators.

## Load-Line Analysis of Zener Regulators



Fig. 81. Thevenin equivalent source with unpredictable voltage and zener diode.

Note: when intended for use as a zener diode, the schematic symbol changes slightly ...

With $V_{T H}$ positive, zener current can flow only if the zener is in the breakdown region. . .

We can use load line analysis with the zener diode $i-v$ characteristic to examine the behavior of this circuit.


Fig. 82. Thevenin equivalent source with unpredictable voltage and zener diode.
(Fig. 81 repeated)

Note that $v_{\text {OUT }}=-v_{D}$. Fig. 83 below shows the graphical construction.

Because the zener is upside-down the Thevenin equivalent load line is in the $3^{\text {rd }}$ quadrant of the diode characteristic.

As $V_{T H}$ varies from 7.5 V to 10 V , the load line moves from its blue position, to its green position.

As long as the zener remains in breakdown, $v_{\text {OUT }}$ remains nearly constant, at $\approx 4.7 \mathrm{~V}$.

As long as the minimum $V_{T H}$ is somewhat greater than $V_{Z}$ (in this case $V_{Z}=4.7 \mathrm{~V}$ ) the zener remains in the breakdown region.
If we're willing to give up some output voltage magnitude, in return we get a very constant output voltage.


Fig. 83. 1 N 750 zener $\left(V_{z}=4.7 \mathrm{~V}\right) i-\mathrm{V}$ characteristic in breakdown region, with load lines from source voltage extremes.
This is an example of a zener diode voltage regulator providing line voltage regulation . . $V_{T H}$ is called the line voltage.

## Numerical Analysis of Zener Regulators

To describe line voltage regulation numerically we use linear circuit analysis with a piecewise-linear model for the diode.

To obtain the model we draw a tangent to the curve in the vicinity of the operating point:


Fig. 84. Zener $i-v$ characteristic of Fig. 83 with piecewise-linear segment.

From the intercept and slope of the piecewise-linear segment we obtain $V_{z}=4.6 \mathrm{~V}$ and $R_{z}=8 \Omega$. Our circuit model then becomes:


Fig. 85. Regulator circuit of Fig. 81 with piecewiselinear model replacing the diode.


Fig. 86. Regulator with diode model
(Fig. 85 repeated).
Important: The model above is valid only if zener is in breakdown region !!!

Circuit Analysis:
The $500 \Omega$ and $8 \Omega$ resistors are in series, forming a voltage divider.
For $V_{T H}=7.5 \mathrm{~V}$ :

$$
\begin{equation*}
V_{8 \Omega}=\frac{8 \Omega}{500 \Omega+8 \Omega}(7.5 \mathrm{~V}-4.6 \mathrm{~V})=45.67 \mathrm{mV} \tag{81}
\end{equation*}
$$

$$
\begin{equation*}
V_{o}=4.6 \mathrm{~V}+45.67 \mathrm{mV}=4.64567 \mathrm{~V} \tag{82}
\end{equation*}
$$

For $V_{T H}=10 \mathrm{~V}$ :

$$
\begin{gather*}
V_{8 \Omega}=\frac{8 \Omega}{500 \Omega+8 \Omega}(10 \mathrm{~V}-4.6 \mathrm{~V})=85.04 \mathrm{~V}  \tag{83}\\
V_{\mathrm{O}}=4.6 \mathrm{~V}+85.04 \mathrm{mV}=4.68504 \mathrm{~V} \tag{84}
\end{gather*}
$$

Thus, for a 2.5 V change in the line voltage, the output voltage change is only 39.4 mV !!!

## Zener Regulators with Attached Load

Now let's add a load to our regulator circuit . . .


Fig. 87. Zener regulator with load.
Only the zener is nonlinear, so we approach this problem by finding the Thevenin equivalent seen by the diode:


Fig. 88. Regulator drawn with zener and load in reversed positions.


Fig. 89. Regulator of Fig. 87 with $V_{S S}, R_{S}$, and $R_{L}$ replaced by Thevenin eq.

The resulting circuit is topologically identical to the circuit we just analyzed!!!

Different loads will result in different values for $V_{T H}$ and $R_{T H}$, but the analysis procedure remains the same!!!

## Example - Graphical Analysis of Loaded Regulator

Let's examine graphically the behavior of a loaded zener regulator.
Let $V_{S S}=10 \mathrm{~V}, R_{S}=500 \Omega$ and,
(a) $R_{L}=10 \mathrm{k} \Omega$
(b) $R_{L}=1 \mathrm{k} \Omega$
(c) $R_{L}=100 \Omega$


Fig. 90. Example of loaded zener regulator for graphical analysis.

We find the load lines in each case by calculating the open-circuit (Thevenin) voltage and the short-circuit current:
(a)

$$
\begin{gather*}
V_{O C}=V_{T H}=\frac{10 \mathrm{k} \Omega}{10 \mathrm{k} \Omega+500 \Omega} 10 \mathrm{~V}=9.52 \mathrm{~V}  \tag{85}\\
I_{\mathrm{SC}}=\frac{V_{S S}}{R_{S}}=\frac{10 \mathrm{~V}}{500 \Omega}=20 \mathrm{~mA} \tag{86}
\end{gather*}
$$

(b)

$$
\begin{gather*}
V_{O C}=V_{T H}=\frac{1 \mathrm{k} \Omega}{1 \mathrm{k} \Omega+500 \Omega} 10 \mathrm{~V}=6.67 \mathrm{~V}  \tag{87}\\
I_{S C}=\frac{V_{S S}}{R_{S}}=\frac{10 \mathrm{~V}}{500 \Omega}=20 \mathrm{~mA} \tag{88}
\end{gather*}
$$

(c)

$$
\begin{gather*}
V_{O C}=V_{T H}=\frac{100 \Omega}{100 \Omega+500 \Omega} 10 \mathrm{~V}=1.67 \mathrm{~V}  \tag{89}\\
I_{S C}=\frac{V_{S S}}{R_{S}}=\frac{10 \mathrm{~V}}{500 \Omega}=20 \mathrm{~mA} \tag{90}
\end{gather*}
$$

The three load lines are plotted on the zener characteristic below:


Fig. 91. Load line analysis for the loaded zener regulator.

As long as $R_{L}$ (and therefore $V_{T H}$ ) is large enough so that the zener remains in breakdown, the output voltage is nearly constant !!!
This is an example of a zener diode voltage regulator providing load voltage regulation (or simply, load regulation).

## Diode Applications - The Half-Wave Rectifier



Fig. 92. The half-wave rectifier circuit.

## Introduction

This diode application changes ac into dc. The voltage source is most often a sinusoid (but can be anything).
We'll assume the diode is ideal for our analysis.

During positive half-cycle . . .


Fig. 93. Waveform of voltage source.


Fig. 94. Output voltage waveform.


Fig. 95. Diode voltage waveform.

## Peak Inverse Voltage, PIV:

Another term for breakdown voltage rating...
. . . in this circuit, the diode PIV rating must be $>V_{m}$.

## A Typical Battery Charging Circuit



Fig. 96. A circuit typical of most battery chargers.
In the figure above . . .
$\ldots . V_{\text {BATTERY }}$ represents the battery to be charged . . .
$\ldots R_{\text {total }}$ includes all resistance (wiring, diode, battery, etc.) reflected to the transformer secondary winding.

Charging current flows only when $V_{m} \sin \omega t>V_{\text {BATTERY }} \ldots$
. . . inertia of meter movement allows indication of average current.


Fig. 97. Battery charger waveforms.
Here $v_{S}$ represents the transformer secondary voltage, and $V_{\text {BATT }}$ represents the battery voltage.

## The Filtered Half-Wave Rectifier

Also called a peak rectifier, a half-wave rectifier with a smoothing capacitor, or a half-wave rectifier with a capacitor-input filter.

We create it by placing a capacitor in parallel with the rectifier load (creating a low-pass filter):


Fig. 98. Filtered half-wave rectifier.
Analysis of this circuit with a nonlinear element is very difficult . . .
. . . so we will use the ideal diode model.

A lot happens in this circuit!!! Let's look at the load voltage:


Fig. 99. Load voltage waveform in the filtered half-wave rectifier.


Fig. 100. Load voltage waveform (Fig. 99 repeated).

We let $v_{S}(\mathrm{t})=V_{m} \sin \omega t \ldots$ and assume steady-state $\ldots$

1. When $v_{S}>v_{L}$ (shown in blue), the diode is on, and the voltage source charges the capacitor.
(Because the diode and source are ideal, $v_{s}$ can only be infinitesimally greater than $v_{L}$ )
2. When $v_{S}<v_{L}$ (shown in red), the diode is off, and $C$ discharges exponentially through $R_{L}$.
3. We define peak-to-peak ripple voltage, $V_{r}$, as the total change in $v_{L}$ over one cycle.
4. In practice, $V_{r}$ is much smaller than shown here, typically being $1 \%$ to $0.01 \%$ of $V_{m}$ (e.g., a few mV ). This means that:
(a) the load voltage is essentially "pure" dc
(b) the diode is off for almost the entire period, $T$ !!!


Fig. 101. Load voltage waveform (Fig. 99 repeated).

## Relating Capacitance to Ripple Voltage

Because the diode is off for nearly the entire period, $T$, the capacitor must supply the "dc" load current during this interval.

The charge taken from the capacitor in this interval is:

$$
\begin{equation*}
Q \approx I_{L} T \approx \frac{V_{m}}{R_{L}} T=\frac{V_{m}}{f R_{L}} \tag{91}
\end{equation*}
$$

The capacitor voltage decreases by $V_{r}$ in this interval, which requires a decrease in the charge stored in the capacitor:

$$
\begin{equation*}
Q=V_{r} C \tag{92}
\end{equation*}
$$

Equating these equations and solving for $C$ gives us a design equation that is valid only for small $V_{r}$ :

$$
\begin{equation*}
V_{r} C=\frac{V_{m}}{f R_{L}} \Rightarrow C=\frac{V_{m}}{V_{r} f R_{L}} \tag{93}
\end{equation*}
$$

## Because all of the charge supplied to the load must come from the

 source only when the diode is $\mathrm{ON}, i_{D \text { PEAK }}$ can be very large, as illustrated below..

Fig. 102. Load voltage waveform (Fig. 99 repeated).


Fig. 103. Current waveforms in filtered half-wave rectifier.

## Diode Applications - The Full-Wave Rectifier

The full-wave rectifier makes use of a center-tapped transformer to effectively create two equal input sources:


Fig. 104. The full-wave rectifier.

## Operation

Note that the upper half of the transformer secondary voltage has its negative reference at ground, while the lower half of the secondary voltage has its positive reference at ground. $1^{\text {st }}$ (Positive) Half-Cycle:

Current flows from upper source, through $D_{A}$ and $R_{L}$, returning to upper source via ground. Any current through $D_{B}$ would be in reverse direction, thus $D_{B}$ is off.
$2^{\text {nd }}$ (Negative) Half-Cycle:
Current flows from lower source, through $D_{B}$ and $R_{L}$, returning to lower source via ground. Any current through $D_{A}$ would be in reverse direction, thus $D_{A}$ is off.



Fig. 106. Full-wave load voltage.

Fig. 105. Voltage across each half of the transformer secondary.


Fig. 107. The full-wave rectifier (Fig. 104 repeated).

## Diode Peak Inverse Voltage

When $D_{A}$ is on, $D_{B}$ is off . . . a KVL path around the "outside" loop of the transformer secondary shows that $D_{B}$ must withstand a voltage of $2 v_{s}$.

When $D_{B}$ is on, $D_{A}$ is off . . . now a KVL path shows that $D_{B}$ must withstand $2 v_{s}$.

Thus the diode PIV rating must be $2 V_{m}$. Diode voltage waveforms are shown below . . .


Fig. 108. Voltage across diode $D_{A}$.


Fig. 109. Voltage across diode $D_{B}$.

## Diode Applications - The Bridge Rectifier

The bridge rectifier is also a full-wave rectifier, but uses a diode bridge rather than a center-tapped transformer:


Fig. 110. The bridge rectifier.


Fig. 111. Input voltage to diode bridge.


Fig. 112. Full-wave load voltage.


Fig. 113. Diode voltage for $D_{1}$ and $D_{3}$.


Fig. 114. Diode voltage for $D_{2}$ and $D_{4}$.

## Operation

$1^{\text {st }}$ (Positive) Half-Cycle:
Current flows from top end of $v_{S}$, through $D_{1}$ and $R_{L}$, then via ground through $D_{3}$, and back to $v_{s}$.
$2^{\text {nd }}$ (Negative) Half-Cycle:
Current flows from bottom end of $v_{S}$, through $D_{2}$ and $R_{L}$, then via ground through $D_{4}$, and back to $v_{s}$.

Peak Inverse Voltage:
In each half-cycle the OFF diodes are directly across $v_{s}$, thus the diode PIV is $V_{m}$.

## Diode Applications - Full-Wave/Bridge Rectifier Features

## Bridge Rectifier

Much cheaper transformer more than offsets the negligible cost of two more diodes.

## Full-Wave Rectifier

Archaic since vacuum tube rectifiers have largely been replaced by semiconductor rectifiers.

Preferable only at low voltages (one less diode forward-voltage drop), if at all.

## Filtered Full-Wave and Bridge Rectifiers

Because the rectifier output voltage is "full-wave," C discharges for approximately only half as long as in the half-wave case.

Thus, for a given ripple voltage, only half the capacitance is required (all other parameters being equal).

That is, a factor of 2 appears in denominator of eq. (93):

$$
\begin{equation*}
V_{r} C=\frac{V_{m}}{2 f R_{L}} \Rightarrow C=\frac{V_{m}}{2 V_{r} f R_{L}} \tag{94}
\end{equation*}
$$

Remember though, the design equation is valid only for small $V_{r}$.

## Bipolar Junction Transistors (BJTs)

## Introduction

The BJT is a nonlinear, 3-terminal device based on the junction diode. A representative structure sandwiches one semiconductor type between layers of the opposite type. We first examine the npn BJT:


Fig. 115. The npn BJT representative physical structure (left), and circuit symbol (right).

Two junctions: collectorbase junction (CBJ); emitter-base junction (EBJ).

Current in one p-n junction affects the current in the other $p-n$ junction.

There are four regions of operation:

| Operating Region | EBJ | CBJ | Feature |
| :---: | :---: | :---: | :---: |
| cutoff | rev. | rev. | $i_{C}=i_{E}=i_{B}=0$ |
| active | fwd. | rev. | amplifier |
| saturation | fwd. | fwd. | $v_{C E}$ nearly zero |
| inverse | rev. | fwd. | limited use |

We're most interested in the active region, but will have to deal with cutoff and saturation, as well.

Discussion of inverse region operation is left for another time.

## Qualitative Description of BJT Active-Region Operation

- Emitter region is heavily doped . . . Iots of electrons available to conduct current.
- Base region very lightly doped and very narrow . . .very few holes available to conduct current.
- Rev-biased CBJ $\Rightarrow$ collector positive w.r.t base.
- Fwd-biased EBJ $\Rightarrow$ base positive w.r.t emitter.
- Emitter current, $i_{E}$, consists mostly of electrons being injected into base region; because the base is lightly doped, $i_{B}$ is small. Some of the injected electrons combine with holes in base region.
Most of the electrons travel across the narrow base and are attracted to the positive collector voltage, creating a collector current!!!

- The relative current magnitudes are indicated by the arrow thicknesses in the figure.
- Because $i_{B}$ is so small, a small change in base current can cause a large change in collector current - this is how we get this device to amplify!!!!

Fig. 116. Active-region
BJT currents.

## Quantitative Description of BJT Active-Region Operation



Fig. 117. Npn BJT schematic symbol.

$$
\begin{equation*}
i_{E}=i_{B}+i_{C} \tag{96}
\end{equation*}
$$

In the active region (only!!!) $i_{C}$ is a fixed $\%$ of $i_{E}$, which is dependent on the manufacturing process.

We assign the symbol $\alpha$ to that ratio, thus:

$$
\begin{equation*}
\alpha=\frac{i_{C}}{i_{E}} \tag{97}
\end{equation*}
$$

Ideally, we would like $\alpha=1$. Usually, $\alpha$ falls between 0.9 and 1.0, with 0.99 being typical.

Remember!!! Eqs. (95) and (96) apply always.
Eq. (97) applies only in the active region.

From eqs. (95) and (97) we have:

$$
\begin{equation*}
i_{C}=\alpha i_{E}=\alpha I_{E S}\left[\exp \left(\frac{v_{B E}}{V_{T}}\right)-1\right] \tag{98}
\end{equation*}
$$

and for a forward-biased EBJ, we may approximate:

$$
\begin{equation*}
i_{C} \approx I_{S} \exp \left(\frac{v_{B E}}{V_{T}}\right) \tag{99}
\end{equation*}
$$

where the scale current, $I_{S}=\alpha I_{E S}$.

Also, from eqs. (96) and (97) we have:

$$
\begin{equation*}
i_{E}=i_{C}+i_{B} \quad \Rightarrow \quad i_{E}=\alpha i_{E}+i_{B} \quad \Rightarrow \quad i_{B}=(1-\alpha) i_{E} \tag{100}
\end{equation*}
$$

thus

$$
\begin{equation*}
\frac{i_{C}}{i_{B}}=\frac{\alpha i_{E}}{(1-\alpha) i_{E}}=\frac{\alpha}{1-\alpha}=\beta \tag{101}
\end{equation*}
$$

Solving the right-hand half of eq. (101) for $\alpha$ :

$$
\begin{equation*}
\alpha=\frac{\beta}{\beta+1} \tag{102}
\end{equation*}
$$

For $\alpha=0.99$, we have $\beta=100$. Rearranging eq. (101) gives:

$$
\begin{equation*}
i_{C}=\beta i_{B} \tag{103}
\end{equation*}
$$

Thus, small changes in $i_{B}$ produce large changes in $i_{C}$, so again we see that the BJT can act as an amplifier!!!

## BJT Common-Emitter Characteristics

## Introduction



Fig. 118.Circuit for measuring BJT characteristics.

We use the term common-emitter characteristics because the emitter is common to both voltage sources.

The figure at left represents only how we might envision measuring these characteristics. In practice we would never connect sources to any device without current-limiting resistors in series!!!

## Input Characteristic

First, we measure the $i_{B}-v_{B E}$ relationship (with $v_{C E}$ fixed). Not surprisingly, we see a typical diode curve:


Fig. 119. Typical input characteristic of an npn BJT.
This is called the input characteristic because the base-emitter will become the input terminals of our amplifier.

## Output Characteristics

Next, we measure a family of $i_{C}-v_{C E}$ curves for various values of base current:


Fig. 120. Circuit for measuring BJT characteristics (Fig. 118 repeated).


Fig. 121. Typical output characteristics of an npn BJT.

## Active Region:

Recall that the active region requires that the EBJ be forwardbiased, and that the CBJ be reverse-biased.

A forward-biased EBJ means that $v_{B E} \approx 0.7 \mathrm{~V}$. Thus, the CBJ will be reverse-biased as long as $v_{C E}>0.7 \mathrm{~V}$.

Note that $i_{C}$ and $i_{B}$ are related by the ratio $\beta$, as long as the BJT is in the active region.

We can also identify the cutoff and saturation regions . . .


Fig. 122. BJT output characteristics with cutoff and saturation regions identified.

## Cutoff:

The EBJ is not forward-biased (sufficiently) if $i_{B}=0$. Thus the cutoff region is the particular curve for $i_{B}=0$ (i.e., the horizontal axis).

## Saturation:

When the EBJ is forward-biased, $v_{B E} \approx 0.7 \mathrm{~V}$. Then, the CBJ is reverse-biased for any $v_{C E}>0.7 \mathrm{~V}$. Thus, the saturation region lies to the left of $v_{C E}=0.7 \mathrm{~V}$.

Note that the CBJ must become forward-biased by 0.4 V to 0.5 V before the $i_{C}=\beta i_{B}$ relationship disappears, just as a diode must be forward-biased by 0.4 V to 0.5 V before appreciable forwardcurrent flows.

## The pnp BJT

We get the same behavior with an $n$-type base sandwiched between a $p$-type collector and a $p$-type emitter:


Fig. 123. A pnp BJT and its schematic symbol. Note that the current and voltage references have been reversed.

Now current in a fwd. biased EBJ flows in the opposite direction...
. . . $i_{C}$ and $i_{E}$ resulting from active region operation also flow in the opposite direction.

Note that the voltage and current references are reversed.

But the equations have the same appearance:

In general,

$$
\begin{equation*}
i_{E}=i_{B}+i_{C} \quad \text { and } \quad i_{E}=I_{E S}\left[\exp \left(\frac{v_{E B}}{V_{T}}\right)-1\right] \tag{104}
\end{equation*}
$$

And for the active region in particular,

$$
\begin{equation*}
i_{C}=\alpha i_{E}, \quad i_{C}=\beta i_{B} \quad \text { and } \quad i_{C} \approx I_{S} \exp \left(\frac{v_{E B}}{V_{T}}\right) \tag{105}
\end{equation*}
$$

where, the latter equation is the approximation for a forward-biased EBJ.

Because the voltage and current references are reversed, the input and output characteristics appear the same also:


Fig. 124. Input characteristic of a pnp BJT.


Fig. 125. Output characteristics of a pnp BJT.

## BJT Characteristics - Secondary Effects

The characteristics of real BJTs are somewhat more complicated than what has been presented here (of course!!!).

One secondary effect you need to be aware of . . .

- Output characteristics are not horizontal in the active region, but have an upward slope...
- This is due to the Early effect, a change in base width as $v_{C E}$ changes (also called base width modulation) . . .
- Extensions of the actual output characteristics intersect at the Early voltage, $V_{A} \ldots$
- Typical value of $V_{A}$ is 50 V to 100 V .


Fig. 126. BJT output characteristics illustrating Early voltage.

Other secondary effects will be described as needed.

## The n-Channel Junction FET (JFET)

The field-effect transistor, or FET, is also a 3-terminal device, but it is constructed, and functions, somewhat differently than the BJT. There are several types. We begin with the junction FET (JFET), specifically, the $n$-channel JFET.

## Description of Operation



Fig. 127. The $n$-channel JFET
representative physical structure (left) and schematic symbol (right).

The $p-n$ junction is a typical diode...

Holes move from $p$-type into $n$-type . . .
Electrons move from ntype into $p$-type . . .

Region near the $p-n$ junction is left without any available carriers depletion region


Fig. 128. Depletion region depicted for $v_{G S}=0, v_{D S}=0$.

The depletion region is shown at left for zero applied voltage (called zero bias). . .

Carriers are still present in the $n$-type channel...

Current could flow between drain and source (if $v_{D S} \neq 0$ ) . . .

Channel has relatively low resistance.


Fig. 129.
Depletion region for negative $v_{G S}$ (reverse bias).


Fig. 130. Depletion region at pinch-off $\left(v_{G S}=V_{P}\right)$.


Fig. 131. FET $i-v$ curves for small $v_{D S}$.

As the reverse bias increases across the $p-n$ junction, the depletion region width increases,

Because negative voltage at the Gate pulls holes away from junction,
And positive voltage at the Source pulls electrons away from junction.
Thus, the channel becomes narrower, and the channel resistance increases.

With sufficient reverse bias the depletion region pinches-off the entire channel:

$$
v_{G S}=V_{P}, \text { pinch-off voltage }
$$

The channel resistance becomes infinite; current flow impossible for any $v_{D S}$ (less than breakdown).
Typical values: $-5<V_{P}<-2$

Thus, the FET looks like a voltagecontrolled resistance at small values of $v_{D S}$.
This region of FET operation is called the voltage-controlled resistance, or triode, region.

Now, as $v_{D S}$ increases, the depletion region becomes asymmetrical:


Fig. 132. Asymmetrical depletion region as $v_{D S}$ increases.


Fig. 133.Pinch-off at drain end for $V_{D S}=V_{P}$.

Reverse bias is greater at the drain end, so the depletion region is greater at the drain end.

Thus the channel becomes more restricted and, for fixed $v_{G S}, i-v$ curves become flatter (i.e., more horizontal).

For $v_{D S}=\left|V_{P}\right|$ channel becomes pinched-off only at drain end.

Carriers drift across pinched-off region under influence of the $E$ field.

The rate of drift, and therefore the drain current flow, is dependent on width of entire channel (i.e., on $v_{G S}$ ), but independent of $v_{D S}!!!$


Fig. 134. N-channel JFET output characteristics (2N3819).

As $v_{G S}$ changes, the curves become horizontal at different values of drain current.

Thus, we have a device with the output characteristics at left.

Note that they are very similar to BJT curves, though the physical operation is very different.

## Equations Governing n-Channel JFET Operation

## Cutoff Region:

The FET is in cutoff for $\mathrm{v}_{\mathrm{GS}} \leq \mathrm{V}_{\mathrm{P}}$, and for any $\mathrm{v}_{\mathrm{DS}}$ :

$$
\begin{equation*}
i_{D}=0 \tag{106}
\end{equation*}
$$

Triode Region:
The FET is in the triode region for $0>v_{G S}>V_{P}$, and $v_{G D}>V_{P}$ :

$$
\begin{equation*}
i_{D}=K\left[2\left(v_{G S}-V_{P}\right) v_{D S}-v_{D S}^{2}\right] \tag{107}
\end{equation*}
$$

where $K$ has units of amperes per square volt, $A / V^{2}$
For very small values of $v_{D S}$, the $v_{D S}{ }^{2}$ term in the above eguation is negligible:

$$
\begin{equation*}
i_{D}=2 K\left(v_{G S}-V_{P}\right) v_{D S}, \text { for small } v_{D S} \tag{108}
\end{equation*}
$$

and the channel resistance is approximately given by:

$$
\begin{equation*}
R_{\text {channel }} \approx \frac{V_{D S}}{i_{D}} \approx \frac{1}{2 K\left(v_{G S}-V_{P}\right)} \tag{109}
\end{equation*}
$$

## Pinch-Off Region:

The FET is in the pinch-off region for $0>v_{G S}>V_{P}$, and $v_{G D}<V_{P}$ :

$$
\begin{equation*}
i_{D}=K\left(v_{G S}-V_{P}\right)^{2} \tag{110}
\end{equation*}
$$

The pinch-off region (also called the saturation region) is most useful for amplification.
Note that $v_{G S}$ is never allowed to forward bias the p-n junction !!!

## The Triode - Pinch-Off Boundary

We know pinch-off just occurs at the drain end when:

$$
\begin{equation*}
v_{G D}=V_{P} \Rightarrow v_{G S}-v_{D S}=V_{P} \Rightarrow v_{G S}-V_{P}=v_{D S} \tag{111}
\end{equation*}
$$

But from eq. (110)

$$
\begin{equation*}
v_{G S}-V_{P}=\sqrt{\frac{i_{D}}{K}} \tag{112}
\end{equation*}
$$

Combining eqs. (111) and (112) gives the boundary:

$$
\begin{equation*}
v_{D S}=\sqrt{\frac{i_{D}}{K}} \Rightarrow i_{D}=K v_{D S}{ }^{2} \tag{113}
\end{equation*}
$$



Fig. 135. 2N3819 n-channel JFET output characteristics showing the triode - pinch-off boundary.

The output characteristics exhibit a breakdown voltage for sufficient magnitude of $v_{D S}$.
"Real" output characteristics also have an upward slope and can be characterized with an "Early" voltage, $V_{A}$.

## The Transfer Characteristic

Because the gate-channel $p-n$ junction is reversed biased always, the input $i-v$ characteristic of a FET is trivial.
However, the pinch-off region equation (110), repeated below, gives rise to a transfer characteristic:

$$
\begin{equation*}
i_{D}=K\left(v_{G S}-V_{P}\right)^{2} \tag{114}
\end{equation*}
$$



Fig. 136. 2N3819 n-channel JFET transfer characteristic.
$I_{D S s}$ is the zero-gate-voltage drain current. Substituting $i_{D}=I_{D S S}$ and $v_{G S}=0$ into eq. (114) gives a relationship between $K$ and $I_{D S S}$ :

$$
\begin{equation*}
K=\frac{I_{D S S}}{V_{P}^{2}} \tag{115}
\end{equation*}
$$

## Metal-Oxide-Semiconductor FETs (MOSFETs)

MOSFETs are constructed quite differently than JFETs, but their electrical behavior is extremely similar . . .

## The n-Channel Depletion MOSFET



Fig. 137. The $n$-channel depletion MOSFET representative physical structure (left) and schematic symbol (right).

The depletion MOSFET is built horizontally on a $p$-type substrate:

- $n$-type wells, used for the source and drain, are connected by a very thin $n$-type channel . . .
- The gate is a metallized layer insulated from the channel by a thin oxide layer . . .
- Negative gate voltages repel electrons from the channel, causing the channel to narrow . . .

When $v_{G S}$ is sufficiently negative ( $v_{G S}=V_{P}$ ), the channel is pinched-off . . .

- Positive gate voltages attract electrons from the substrate, causing the channel to widen ...


## The n-Channel Enhancement MOSFET



Fig. 138. The $n$-channel enhancement MOSFET physical structure (left) and schematic symbol (right).

The MOSFET is built horizontally on a $p$-type substrate. . .

- $n$-type wells, used for the source and drain, are not connected by a channel at all...
- The gate is a metallized layer insulated from the channel by a thin oxide layer . . .
- Positive gate voltages attract electrons from the substrate . . . When $v_{G S}$ is sufficiently positive, i.e., greater than the threshold voltage, $V_{T H}$, an $n$-type channel is formed (i.e., a channel is enhanced) . . .
$V_{T H}$ functions exactly like a "positive-valued $V_{P}$ "


## Comparison of $n$-Channel FETs



Fig. 139. Transfer char., n-channel JFET.


Fig. 140. Transfer char., $n$ channel depletion MOSFET.


Fig. 141. Transfer char., $n$ channel enhancement MOSFET.

The $n$-channel JFET can only have negative gate voltages . . .
$p-n$ junction must remain reversed biased...

Actual device can operate with $v_{G S}$ slightly positive, approx. 0.5 V max.

$$
\begin{equation*}
i_{D}=K\left(v_{G S}-V_{P}\right)^{2} \tag{116}
\end{equation*}
$$

The $n$-channel depletion MOSFET can have either negative or positive gate voltages ...

Gate current prevented by oxide insulating layer in either case.

$$
\begin{equation*}
i_{D}=K\left(v_{G S}-V_{P}\right)^{2} \tag{117}
\end{equation*}
$$

The $n$-channel enhancement MOSFET can have only positive gate voltages...

Gate current prevented by oxide insulating layer. . .

Only the notation changes in the equation:

$$
\begin{equation*}
i_{D}=K\left(V_{G S}-V_{T H}\right)^{2} \tag{118}
\end{equation*}
$$

## $n$-channel FET output characteristics differ only in $v_{G S}$ values:



Fig. 142. Typical output characteristics, $n$-channel JFET.


Fig. 143. Typical output characteristics, $n$-channel depletion MOSFET.


Fig. 144. Typical output characteristics, $n$-channel enhancement MOSFET.

## p-Channel JFETs and MOSFETs

By switching $n$-type semiconductor for $p$-type, and vice versa, we create $p$-channel FETs . . .

The physical principles of operation are directly analogous . . .
Actual current directions and voltage polarities are reversed from the corresponding $n$-channel devices . . .

Schematic symbols simply have the arrows reversed (because arrow indicates direction of forward current in the corresponding $p$-n junction):


Fig. 145.Schematic symbols for $p$-channel FETs.
From left to right: JFET, depletion MOSFET, enhancement MOSFET.

Note the same reference directions and polarities for $p$-channel devices as we used for $n$-channel devices . . .
$i-v$ curves for $p$-channel FETs are identical to $n$-channel curves, except algebraic signs are reversed.

For comparing transfer characteristics on $p$-channel and $n$-channel devices, the following approach is helpful:


Fig. 146. Comparison of $p$-channel and $n$-channel transfer characteristics.

But more often you'll see negative signs used to labels axes, or values along the axes, such as these examples:


Fig. 147. Typical p-channel transfer characteristic.


Fig. 148. Typical p-channel transfer characteristic.

Output characteristics for $p$-channel devices are handled in much the same way:


Fig. 149. Typical $p$-channel output characteristic.


Fig. 150. Typical $p$-channel output characteristic.

Equations governing $p$-channel operation are exactly the same as those for $n$-channel operation. Replacing $V_{P}$ with $V_{T H}$ as necessary, they are:

Cutoff Region:
(in cutoff for $v_{G S} \geq V_{P}$, and for any $v_{D S}$ )

$$
\begin{equation*}
i_{D}=0 \tag{119}
\end{equation*}
$$

Triode Region:
(for $v_{G S}<V_{P}$, and $v_{G D}<V_{P}$ )

$$
\begin{equation*}
i_{D}=K\left[2\left(v_{G S}-v_{P}\right) v_{D S}-v_{D S}^{2}\right] \tag{120}
\end{equation*}
$$

where K is negative, and has units of $-\mathrm{A} / \mathrm{V}^{2}$

## Pinch-Off Region:

(for $v_{G S}<V_{P}$, and $v_{G D}>V_{P}$ )

$$
\begin{equation*}
i_{D}=K\left(v_{G S}-V_{P}\right)^{2} \tag{121}
\end{equation*}
$$

## Other FET Considerations

## FET Gate Protection

The gate-to-channel impedance (especially in MOSFETs) can exceed $1 \mathrm{G} \Omega$ !!!

To protect the thin gate oxide layer, zeners are often used:


Fig. 151. Zener-diode gate protection of a MOSFET.

Zeners can be used externally, but are usually incorporated right inside the FET case.

Many FET device types available with or without zener protection.
Zener protection adds capacitance, which reduces FET performance at high frequencies.

## The Body Terminal



In some (rare) applications the body terminal of MOSFETs is used to influence the drain current.

Usually the body is connected to the source terminal or a more negative voltage (to prevent inadvertently forward-biasing the channel-body parasitic diode).

Fig. 152. Normal MOSFET bodysource connection.

## Basic BJT Amplifier Structure

## Circuit Diagram and Equations



Fig. 153. Basic BJT amplifier structure.

## Load-Line Analysis - Input Side

Remember that the base-emitter is a diode.
The Thevenin resistance is constant, voltage varies with time, but the Thevenin. Thus, the load line has constant slope $\left(-1 / R_{B}\right)$, and moves with time.


Fig. 154. Load-line analysis around base-emitter loop.


Fig. 155. Load-line analysis around base-emitter loop (Fig. 154 repeated).

- The load line shown in red for $v_{i n}=0$.

When $v_{i n}=0$, only dc remains in the circuit.
This $i_{B}, v_{B E}$ operating pt. is called the quiescent pt.
The Q-point is given special notation: $I_{B Q}, V_{B E Q}$

- Maximum excursion of load line with $v_{\text {in }}$ is shown in blue.
- Minimum excursion of load line with $v_{i n}$ is shown in green.
- Thus, as $v_{\text {in }}$ varies through its cycle, base current varies from $i_{B \text { max }}$ to $i_{B \text { min }}$.

The base-emitter voltage varies also, from $v_{B E \text { max }}$ to $v_{B E \text { min }}$, though we are less interested in $v_{B E}$ at the moment.

## Load-Line Analysis - Output Side



Fig. 156. Basic BJT amplifier structure (Fig. 153 repeated).

Returning to the circuit, observe that $V_{c \mathrm{C}}$ and $R_{C}$ form a Thevenin equivalent, with output variables $i_{C}$ and $v_{C E}$.
Thus we can plot this load line on the transistor output characteristics!!!

Because neither $V_{C C}$ nor $R_{C}$ are time-varying, this load line is fixed!!!


Fig. 157. Amplifier load line on BJT output characteristics.


Fig. 158. Amplifier load line on BJT output characteristics
(Fig. 157 repeated).

- The collector-emitter operating point is given by the intersection of the load line and the appropriate base current curve...
when $v_{\text {in }}=0, i_{B}=I_{B Q}$, and the quiescent pt. is $I_{C Q}, V_{C E Q}$ at $v_{\text {in max }}, i_{B}=i_{B \text { max }}$, and the operating pt. is $i_{C \text { max }}, v_{C E \text { min }}$ at $v_{\text {in min }}, i_{B}=i_{B \text { min }}$, and the operating pt. is $i_{C \text { min }}, v_{\text {CE max }}$
- If the total change in $v_{C E}$ is greater than total change in $v_{\text {in }}$, we have an amplifier !!!


## A Numerical Example

Let's look at a PSpice simulation of realistic circuit:


Fig. 159. Example circuit illustrating basic amplifier structure.

First we generate the input characteristic and draw the appropriate base-emitter circuit load lines:


Fig. 160. PSpice-simulated 2N2222 input characteristic.

Using the cursor tool in the PSpice software plotting package, we determine:

$$
i_{B \text { min }}=22 \mu \mathrm{~A} \quad I_{B Q}=31 \mu \mathrm{~A} \quad i_{B \max }=40 \mu \mathrm{~A}
$$

Next we generate the output characteristics and superimpose the collector-emitter circuit load line:


Fig. 161. 2N2222 output characteristics, with curves for base currents of (from bottom to top) $4 \mu \mathrm{~A}, 13 \mu \mathrm{~A}, 22 \mu \mathrm{~A}, 31 \mu \mathrm{~A}, 40 \mu \mathrm{~A}$, and $49 \mu \mathrm{~A}$.

The resulting collector-emitter voltages are:

$$
v_{C E \min }=2.95 \mathrm{~V} \quad V_{\text {CEQ }}=4.50 \mathrm{~V} \quad v_{\text {CE max }}=6.11 \mathrm{~V}
$$

Finally, using peak-to-peak values we have a voltage gain of:

$$
\begin{equation*}
A_{v}=\frac{\Delta v_{C E}}{\Delta v_{i n}}=\frac{2.95 \mathrm{~V}-6.11 \mathrm{~V}}{0.2 \mathrm{~V}}=-15.8 \quad!!! \tag{124}
\end{equation*}
$$

## Of course, PSpice can give us the waveforms directly (and can even give us gain, if we desire):



Fig. 162. Input waveform for the circuit of Fig. 159.


Fig. 163. Output (collector) waveform for the circuit of Fig. 159.

## Basic FET Amplifier Structure

The basic FET amplifier takes the same form as the BJT amplifier. Let's go right to a PSpice simulation example using a 2 N 3819 n channel JFET:


Fig. 164. Basic FET amplifier structure.
Now, KVL around the gate-source loop gives:

$$
\begin{equation*}
v_{G G}+v_{i n}=v_{G S} \tag{125}
\end{equation*}
$$

while KVL around the drain-source loop gives the familiar result:

$$
\begin{equation*}
V_{D D}=i_{D} R_{D}+v_{D S} \tag{126}
\end{equation*}
$$

Because $i_{G}=0$, the FET has no input characteristic, but we can plot the transfer characteristic, and use eq. (125) to add the appropriate load lines.

In this case, the load line locating the $Q$ point, i.e., the line for $v_{\text {in }}=0$, is called the bias line:


Fig. 165. PSpice-generated 2N3819 transfer characteristic showing the bias line, and lines for $v_{G S \text { min }}$ and $v_{G S \text { max }}$.

From the transfer characteristic, the indicated gate-source voltages correspond to the following drain current values:

$$
\begin{align*}
& v_{G S_{\text {min }}}=-1.5 \mathrm{~V} \Rightarrow i_{D_{\text {min }}}=3.00 \mathrm{~mA}  \tag{127}\\
& V_{G S Q}=-1.0 \mathrm{~V} \Rightarrow I_{D Q}=5.30 \mathrm{~mA}  \tag{128}\\
& v_{G S_{\max }}=-0.5 \mathrm{~V} \Rightarrow i_{D_{\max }}=8.22 \mathrm{~mA} \tag{129}
\end{align*}
$$

Note, however, that we could have gone directly to the output characteristics, as the parameter for the family of output curves is $v_{G S}$ :


Fig. 166. 2N3819 output characteristics, with curves for gate-source voltages of (from bottom to top) $-3 \mathrm{~V},-2.5 \mathrm{~V},-2 \mathrm{~V},-1.5 \mathrm{~V},-1 \mathrm{~V},-0.5 \mathrm{~V}$, and 0 V .

From the output characteristics and the drain-source load line, the indicated gate-source voltages correspond to the following drain-source voltage values:

$$
\begin{align*}
& v_{G S_{\min }}=-1.5 \mathrm{~V} \Rightarrow v_{D S_{\max }}=12.0 \mathrm{~V}  \tag{130}\\
& V_{G S Q}=-1.0 \mathrm{~V} \Rightarrow V_{D S Q}=9.70 \mathrm{~V}  \tag{131}\\
& v_{G S_{\max }}=-0.5 \mathrm{~V} \Rightarrow v_{D S_{\min }}=6.78 \mathrm{~V} \tag{132}
\end{align*}
$$

Thus, using peak-to-peak values, we have a voltage gain of:

$$
\begin{equation*}
A_{v}=\frac{\Delta v_{D S}}{\Delta v_{G S}}=\frac{6.78 \mathrm{~V}-12.0 \mathrm{~V}}{1 \mathrm{~V}}=-5.22 \quad!!! \tag{133}
\end{equation*}
$$

## Amplifier Distortion

Let's look at the output waveform ( $v_{D S}$ ) of the previous example:


Fig. 167. Output (drain) waveform for the FET amplifier example.

Can you discern that the output sinusoid is distorted?
The positive half-cycle has an amplitude of

$$
12.0 \mathrm{~V}-9.70 \mathrm{~V}=2.30 \mathrm{~V}
$$

while the negative half cycle has an amplitude of

$$
9.70 \mathrm{~V}-6.78 \mathrm{~V}=2.92 \mathrm{~V}
$$

This distortion results from the nonlinear ( $2^{\text {nd }}-o r d e r$ ) transfer characteristic, the effects of which also can be seen in the nonuniform spacing of the family of output characteristics

BJT's are also nonlinear, though less prominently so . . .

Distortion also results if the instantaneous operating point along the output-side load line ventures too close to the saturation or cutoff regions for the BJT (the triode or cutoff regions for the FET), as the following example illustrates:


Fig. 168. Slight changes to the FET amplifier example to illustrate nonlinear distortion.


Fig. 169. Severely distorted output waveform resulting from operation in the cutoff region (top) and the triode region (bottom).

## Biasing and Bias Stability

Notice from the previous load line examples:

- The instantaneous operating point moves with instantaneous signal voltage.

Linearity is best when operating point stays within the active (BJTs) or pinch-off (FETs) regions.

- The quiescent point is the dc (zero signal) operating point. It lies near the "middle" of the range of instantaneous operating points.

This dc operating point is required if linear amplification is to be achieved !!!

- The dc operating point (the quiescent point, the $\underline{Q}$ point, the bias point) obviously requires that dc sources be in the circuit.
- The process of establishing an appropriate bias point is called biasing the transistor.
- Given a specific type of transistor, biasing should result in the same or nearly the same bias point in every transistor of that type . . . this is called bias stability.

Bias stability can also mean stability with temperature, with aging, etc.

We study BJT and FET bias circuits in the following pages . . .

## Biasing BJTs - The Fixed Bias Circuit



Example
We let $V_{C C}=15 \mathrm{~V}$,
$\mathrm{R}_{\mathrm{B}}=200 \mathrm{k} \Omega$, and $R_{\mathrm{C}}=1 \mathrm{k} \Omega$
$\beta$ varies from 100 to 300
To perform the analysis, we assume that operation is in the active region, and that $V_{B E}=0.7 \mathrm{~V}$.

Fig. 170. BJT fixed bias circuit.
For $\beta=100$ :

$$
\begin{gather*}
I_{B}=\frac{V_{C C}-V_{B E}}{R_{B}}=\frac{15 \mathrm{~V}-0.7 \mathrm{~V}}{200 \mathrm{k} \Omega}=71.5 \mu \mathrm{~A}  \tag{134}\\
I_{C}=\beta I_{B}=7.15 \mathrm{~mA} \Rightarrow V_{C E}=V_{C C}-I_{C} R_{C}=7.85 \mathrm{~V} \tag{135}
\end{gather*}
$$

Q. Active region??? $\quad$ A. $V_{C E}>0.7 \vee$ and $I_{B}>0 \Rightarrow Y e s!!!$

For $\beta=300$ :

$$
\begin{gather*}
I_{B}=\frac{V_{C C}-V_{B E}}{R_{B}}=\frac{15 \mathrm{~V}-0.7 \mathrm{~V}}{200 \mathrm{k} \Omega}=71.5 \mu \mathrm{~A}  \tag{136}\\
I_{C}=\beta I_{B}=21.5 \mathrm{~mA} \Rightarrow V_{C E}=V_{C C}-I_{C} R_{C}=-6.45 \mathrm{~V} \tag{137}
\end{gather*}
$$

Q. Active region? A. $V_{C E}<0.7 \mathrm{~V} \Rightarrow$ No!!! Saturation!!!

Thus our calculations for $\beta=300$ are incorrect, but more importantly we conclude that fixed bias provides extremely poor bias stability!!!

## Biasing BJTs - The Constant Base Bias Circuit



Fig. 171. BJT constant base bias circuit.

Example
Now we let $V_{C C}=15 \mathrm{~V}$ and $V_{B B}=5 \mathrm{~V}$
$R_{C}=2 \mathrm{k} \Omega$ and $R_{E}=2 \mathrm{k} \Omega$
$\beta$ varies from 100 to 300
And we assume operation in active region and $V_{B E}=0.7 \mathrm{~V}$, as before.

Though not explicitly shown here, the active-region assumption must always be verified.

For $\beta=100$ :

$$
\begin{gather*}
I_{E}=\frac{V_{B B}-V_{B E}}{R_{E}}=2.15 \mathrm{~mA} \Rightarrow I_{C}=\frac{\beta}{\beta+1} I_{E}=2.13 \mathrm{~mA}  \tag{138}\\
V_{C E}=V_{C C}-I_{C} R_{C}-I_{E} R_{E}=6.44 \mathrm{~V} \tag{139}
\end{gather*}
$$

For $\beta=300$ :

$$
\begin{gather*}
I_{E}=\frac{V_{B B}-V_{B E}}{R_{E}}=2.15 \mathrm{~mA} \Rightarrow I_{C}=\frac{\beta}{\beta+1} I_{E}=2.14 \mathrm{~mA}  \tag{140}\\
V_{C E}=V_{C C}-I_{C} R_{C}-I_{E} R_{E}=6.41 \mathrm{~V} \tag{141}
\end{gather*}
$$

Thus we conclude that constant base bias provides excellent bias stability!!! Unfortunately, we can't easily couple a signal into this circuit, so it is not as useful as it may first appear.

## Biasing BJTs - The Four-Resistor Bias Circuit

## Introduction

This combines features of fixed bias and constant base bias, but it takes a circuit-analysis "trick" to see that:


Fig. 173. Equivalent after "trick" with supply voltage.
Fig. 172. The four-resistor bias circuit.


Fig. 174. Final equivalent after using Thevenin's Theorem on base divider.

## Circuit Analysis



Fig. 175. Four-resistor bias circuit equivalent
(Fig. 174 repeated).
Analysis begins with KVL around b-e loop:

$$
\begin{equation*}
V_{B B}=I_{B} R_{B}+V_{B E}+I_{E} R_{E} \tag{142}
\end{equation*}
$$

But in the active region $I_{E}=(\beta+1) I_{B}$ :

$$
\begin{equation*}
V_{B B}=I_{B} R_{B}+V_{B E}+(\beta+1) I_{B} R_{E} \tag{143}
\end{equation*}
$$

Now we solve for $I_{B}$ :

$$
\begin{equation*}
I_{B}=\frac{V_{B B}-V_{B E}}{R_{B}+(\beta+1) R_{E}} \tag{144}
\end{equation*}
$$

And multiply both sides by $\beta$ :

$$
\begin{equation*}
\beta I_{B}=I_{C}=\frac{\beta\left(V_{B B}-V_{B E}\right)}{R_{B}+(\beta+1) R_{E}} \tag{145}
\end{equation*}
$$

We complete the analysis with KVL around c-e loop:

$$
\begin{equation*}
V_{C E}=V_{C C}-I_{C} R_{C}-I_{E} R_{E} \tag{146}
\end{equation*}
$$

## Bias Stability

Bias stability can be illustrated with eq. (145), repeated below:

$$
\begin{equation*}
\beta I_{B}=I_{C}=\frac{\beta\left(V_{B B}-V_{B E}\right)}{R_{B}+(\beta+1) R_{E}} \tag{147}
\end{equation*}
$$

Notice that if $R_{E}=0$ we have fixed bias, while if $R_{B}=0$ we have constant base bias.

To maximize bias stability:

- We minimize variations in $I_{C}$ with changes in $\beta \ldots$

By letting $(\beta+1) R_{E} \gg R_{B}$,
Because then $\beta$ and ( $\beta+1$ ) nearly cancel in eq. (147).
$\left.\begin{array}{ll}\text { Rule of Thumb: } & \text { let }(\beta+1) R_{E} \approx 10 R_{B} \\ \text { Equivalent Rule: } & \text { let } I_{R_{2}} \approx 10 I_{B_{\max }}\end{array}\right\} \beta=100$

- We also minimize variations in $I_{C}$ with changes in $V_{B E} \ldots$ By letting $V_{B B} \gg V_{B E}$.

Rule of Thumb: let $V_{R_{C}} \approx V_{C E} \approx V_{R_{E}} \approx \frac{1}{3} V_{C C}$
Because $V_{R_{E}} \approx V_{B B}$ if $V_{B E}$ and $I_{B}$ are small.

## Example



Fig. 176. Example circuit.


Fig. 177. Equivalent circuit.

For $\beta=100\left(\right.$ and $\left.V_{B E}=0.7 \mathrm{~V}\right)$ :
$I_{B}=\frac{V_{B B}-V_{B E}}{R_{B}+(\beta+1) R_{E}}=41.2 \mu \mathrm{~A} \Rightarrow I_{C}=\beta I_{B}=4.12 \mathrm{~mA}$
$\Rightarrow I_{E}=\frac{I_{C}}{\alpha}=4.16 \mathrm{~mA} \Rightarrow V_{C E}=V_{C C}-I_{C} R_{C}-I_{E} R_{E}=6.72 \mathrm{~V}$

For $\beta=300$ :

$$
\begin{align*}
& I_{B}=\frac{V_{B B}-V_{B E}}{R_{B}+(\beta+1) R_{E}}=14.1 \mu \mathrm{~A} \Rightarrow I_{C}=\beta I_{B}=4.24 \mathrm{~mA}  \tag{150}\\
\Rightarrow & I_{E}=\frac{I_{C}}{\alpha}=4.25 \mathrm{~mA} \Rightarrow V_{C E}=V_{C C}-I_{C} R_{C}-I_{E} R_{E}=6.50 \mathrm{~V} \tag{151}
\end{align*}
$$

Thus we have achieved a reasonable degree of bias stability.

## Biasing FETs - The Fixed Bias Circuit



Fig. 178. FET fixed bias circuit.

Just as the BJT parameters $b$ and $V_{B E}$ vary from device to device, so do the FET parameters $K$ and $V_{P}$ (or $V_{T H}$ ).
Thus, bias circuits must provide bias stability, i.e., a reasonably constant $I_{D Q}$.

We look first at the fixed bias circuit shown at left, and note that $v_{G G}=v_{G S Q}$.


For an n-channel JFET, note that $V_{G G}$ must be < 0 , which requires a second power supply.

For an n-ch. depl. MOSFET, $V_{G G}$ can be either positive or negative.

For an n-ch. enh. MOSFET, $V_{G G}$ must be $>0$

Fig. 179. Graphical illustration of fixed bias using an $n$-channel JFET.

Finally, note the complete lack of bias stability. Fixed bias is not practical!!!

## Biasing FETs - The Self Bias Circuit



Fig. 180. FET self-bias circuit.


Fig. 181. Graphical solution to self-bias circuit, showing improved stability.

An analytical solution requires the quadratic formula (though a good guess often works) - the higher current solution is invalid (why?).

## Biasing FETs - The Fixed + Self Bias Circuit

This is just the four-resistor bias circuit with a different name!!!


Fig. 182. Fixed + self-bias circuit for FETs.


Fig. 183. Equivalent circuit after using Thevenin's Theorem on gate divider.

A KVL equation around gate-source loop provides the bias line:

$$
\begin{equation*}
v_{G S}=V_{G}-i_{D} R_{S} \tag{154}
\end{equation*}
$$

And, as usual, assuming operation in the pinch-off region:

$$
\begin{equation*}
i_{D}=K\left(v_{G S}-V_{P}\right)^{2} \tag{155}
\end{equation*}
$$

Simultaneous solution provides Q-point - see next page.


Fig. 184. Graphical solution to fixed + self bias circuit.

- Note that bias stability can be much improved over that obtained with self-bias.

The degree of stability increases as $V_{G}$ or $R_{S}$ increases.
Rule of thumb: let $V_{R_{D}}=V_{D S}=V_{R_{s}}=\frac{1}{3} V_{D D}$

- Other considerations:

Because $I_{G}=0, R_{1}$ and $R_{2}$ can be very large (e.g., $\mathrm{M} \Omega$ ).
Because $V_{G}$ can be $>0$, this circuit can be used with any FET, including enhancement MOSFETs.

## Design of Discrete BJT Bias Circuits

In the next few sections we shall look at biasing circuits in somewhat greater detail.

## Concepts of Biasing

We want bias stability because we generally desire to keep the Qpoint within some region:


Fig. 185. Typical BJT output characteristics.
In addition to voltage gain, we must consider and compromise among the following:

- Signal Swing: If $V_{C E Q}$ is too small the device will saturate. If $I_{C Q}$ is too small the device will cut off.
- Power Dissipation: $V_{C E Q}$ and $I_{C Q}$ must be below certain limits.
- Input Impedance: We can increase $Z_{i n}$ with high $R$ values.
- Output Impedance: We can decrease $Z_{\text {out }}$ with low $R$ values.

Bias Stability: We can increase stability with low $R$ values.
Frequency Response: A higher $V_{C E Q}$ lowers junction $C$ and improves response. A specific $I_{C Q}$ maximizes $f_{t}$.

## Design of the Four-Resistor BJT Bias Circuit



Fig. 186. Four-resistor bias circuit, revisited.

We begin where we are most familiar, by revisiting the four-resistor bias circuit.

Assume that $I_{C Q}, V_{B E Q}, V_{C C}, \beta_{\text {min }}$ and $\beta_{\text {max }}$ are known. This amounts to little more than having chosen the device and the Q-point.

Now, recall this result from a KVL equation around the base-emitter loop:

$$
\begin{equation*}
I_{C Q}=\frac{\beta\left(V_{B B}-V_{B E Q}\right)}{R_{B}+(\beta+1) R_{E}} \tag{156}
\end{equation*}
$$

## Design Procedure

First, we decide how $V_{C C}$ divides among $V_{R_{C}}, V_{C E}, V_{E}$. For temperature stability we want $V_{E} \gg$ temperature variation in $V_{B E}$. Recall the "one-third" rule of thumb. Then:

$$
\begin{equation*}
R_{C}=\frac{V_{R_{C}}}{I_{C Q}} \quad \text { and } \quad R_{E}=\frac{V_{E}}{I_{E Q}} \approx \frac{V_{E}}{I_{C Q}} \tag{157}
\end{equation*}
$$

- Then we choose $I_{2}$ (larger $I_{2} \Rightarrow$ lower $R_{B} \Rightarrow$ better bias stability $\Rightarrow$ lower $Z_{i n}$ ).
Recall the rule of thumb: $I_{2}=10 I_{B Q \max }$. Then:
$R_{2}=\frac{V_{E}+V_{B E Q}}{I_{2}}$ and $R_{1}=\frac{V_{C C}-\left(V_{E}+V_{B E Q}\right)}{I_{2}+I_{B Q}}$


## Design of the Dual-Supply BJT Bias Circuit



Fig. 187. Dual-supply bias ckt.

## Design Procedure

This is essentially the same as the fourresistor bias circuit. Only the reference point (ground) has changed.

We begin with the same assumptions as for the previous circuit.

Because its important that you understand the principles used to obtain these equations, verify that the following results from a KVL equation around the base-emitter loop:

$$
\begin{equation*}
I_{C Q}=\frac{\beta\left(V_{E E}-V_{B E Q}\right)}{R_{B}+(\beta+1) R_{E}} \tag{159}
\end{equation*}
$$

- Allocate a fraction of $V_{E E}$ for $V_{B}$. For bias stability we would like the voltage across $R_{E}$ to be $\ll\left|V_{B}\right|$ (i.e., $\left.R_{B} \ll \beta R_{E}\right)$.

A starting point, i.e., a rule of thumb is $\left|V_{B}\right|=V_{E E} / 20$. Then:

$$
\begin{equation*}
R_{B}=\frac{V_{i B}}{I_{B Q}}=\frac{\beta V_{B}}{I_{C Q}} \quad \text { and } \quad R_{E} \approx \frac{V_{E E}-V_{B}-V_{B E Q}}{I_{C Q}} \tag{160}
\end{equation*}
$$

- Choose $V_{\text {CEQ }}$. Here a rule of thumb is: $V_{C E Q} \approx V_{C C} / 2$. Then:

$$
\begin{equation*}
R_{C}=\frac{V_{C C}-V_{C E Q}-\left[-\left(V_{B}+V_{B E Q}\right)\right]}{I_{C Q}}=\frac{V_{C C}-V_{C E Q}+V_{B}+V_{B E Q}}{I_{C Q}} \tag{161}
\end{equation*}
$$

Note: Smaller $V_{C E Q} \Rightarrow \operatorname{larger} R_{C} \Rightarrow \operatorname{larger} A_{v} \Rightarrow \operatorname{larger} Z_{\text {out }}$

## Design of the Grounded-Emitter BJT Bias Circuit



Fig. 188. Grounded-emitter bias circuit.

Grounding the emitter directly lowers inductance in the emitter lead, which increases high-frequency gain.

Bias stability is obtained by connecting base to collector through $R_{1}$.

Verifying this approximate equation is difficult; a derivation is provided on the following pages:

$$
\begin{equation*}
I_{C Q} \approx \frac{\beta\left[V_{C C}-\frac{R_{1}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)\right]}{R_{1}+\beta R_{C}} \tag{162}
\end{equation*}
$$

## Design Procedure

- Allocate $V_{C C}$ between $V_{R C}$ and $V_{C E Q}$. With supply voltage split between only two elements the rule of thumb becomes:

$$
\begin{equation*}
V_{C E Q} \approx V_{C C} / 2 \tag{163}
\end{equation*}
$$

- Choose $I_{2}$. To have $R_{1} \ll \beta R_{C}$, we want $I_{2} \gg I_{B}$. The rule of thumb is:

$$
\begin{equation*}
I_{2} \approx 10 I_{B Q \text { max }} \tag{164}
\end{equation*}
$$

- Then:

$$
\begin{equation*}
R_{2}=\frac{V_{E E}+V_{B E Q}}{I_{2}} \quad R_{1}=\frac{V_{C E Q}-V_{B E Q}}{I_{2}+I_{B Q}} \quad R_{C}=\frac{V_{C C}-V_{V E Q}}{I_{C Q}+I_{1}} \tag{165}
\end{equation*}
$$

## Analysis of the Grounded-Emitter BJT Bias Circuit



Fig. 189. Grounded-emitter bias circuit (Fig. 188 repeated).
Q. How do we obtain this equation?

$$
\begin{equation*}
I_{C Q} \approx \frac{\beta\left[V_{C C}-\frac{R_{1}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)\right]}{R_{1}+\beta R_{C}} \tag{166}
\end{equation*}
$$

A. We begin by noting that :

$$
\begin{equation*}
I_{1}=I_{2}+I_{B} \tag{167}
\end{equation*}
$$

and

$$
\begin{equation*}
I_{R_{C}}=I_{1}+I_{C}=I_{2}+(\beta+1) I_{B} \tag{168}
\end{equation*}
$$

Then we find $I_{2}$ with a KVL equation around the base-emitter loop:

$$
\begin{equation*}
I_{2}=\frac{V_{E E}+V_{B E Q}}{R_{2}} \tag{169}
\end{equation*}
$$

Now we sum voltage rises from ground to $V_{C C}$ :

$$
\begin{equation*}
V_{C C}=V_{B E Q}+\left(I_{2}+I_{B}\right) R_{1}+\left[I_{2}+(\beta+1) I_{B}\right] R_{C} \tag{170}
\end{equation*}
$$

Substituting (169) into (170):

$$
\begin{equation*}
V_{C C}=V_{B E Q}+\frac{R_{1}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)+I_{B} R_{1}+\frac{R_{C}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)+(\beta+1) I_{B} R_{C} \tag{171}
\end{equation*}
$$

Repeating eq. (171) from the bottom of the previous page:

$$
\begin{equation*}
V_{C C}=V_{B E Q}+\frac{R_{1}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)+I_{B} R_{1}+\frac{R_{C}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)+(\beta+1) I_{B} R_{C} \tag{172}
\end{equation*}
$$

The next step is to collect terms:

$$
\begin{equation*}
V_{C C}-V_{B E Q}-\frac{R_{1}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)-\frac{R_{C}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)=I_{B}\left[R_{1}+(\beta+1) R_{C}\right] \tag{173}
\end{equation*}
$$

Finally, if we apply the following approximations:

$$
V_{C C}-V_{B E Q} \approx V_{C C} \quad R_{C} / R_{2} \approx 0 \quad \beta+1 \approx \beta
$$

we obtain our objective, the original approximation:

$$
\begin{equation*}
I_{C Q}=\frac{\beta\left[V_{C C}-\frac{R_{1}}{R_{2}}\left(V_{E E}+V_{B E Q}\right)\right]}{R_{1}+\beta R_{C}} \tag{174}
\end{equation*}
$$

## Bipolar IC Bias Circuits

## Introduction

Integrated circuits present special problems that must be considered before circuit designs are undertaken.

For our purposes here, the most important consideration is real estate. Space on an IC wafer is at a premium. Anything that takes up too much space is a liability. Consider the following:

- Resistors are very inefficient when it comes to real estate. The area required is directly proportional to the value of resistance (remember $R=\rho L / A$ ?).

As a result, use of resistances in ICs is avoided, if possible. And resistances greater than $100 \mathrm{k} \Omega$ are extremely rare.

When used, it is quite difficult to control resistance values with accuracy unless each resistor is laser-trimmed. Tolerances are as large as $50 \%$ are not unusual.

Because all resistors are fabricated at the same time, all resistors are "off" by the same amount. This means that resistors that are intended to be equal will essentially be equal.

- Capacitors are also liabilities. Capacitance values greater than 100 pF are virtually unheard of.
- Inductors only recently became integrable. Their use is quite limited.
- BJTs are very efficient. And while $\beta$ values suffer the same 3:1 to $5: 1$ variation found in discrete transistors, all BJTs on an IC wafer are essentially identical (if intended to be).

This latter point is most important, and drives all IC circuit design. We begin to examine this on the following pages.

## The Diode-Biased Current Mirror



Fig. 190. Diode-biased current mirror.

Current Ratio:
This is the most simple of all IC bias circuit techniques.

The key here is that the BJTs are identical!!! Because $V_{B E 1}=V_{B E 2}$, this means that $I_{B 1}=I_{B 2}=I_{B}$.
Note that $V_{C B 1}=0$, thus $Q_{1}$ is active (at the edge of saturation).
If we assume $Q_{2}$ is also active, we have $I_{C 1}=I_{C 2}=I_{C}$.

From this point the analysis proceeds straightforwardly . . .

$$
\begin{equation*}
I_{0}=I_{C 2}=I_{C 1}=I_{C}=\beta I_{B} \tag{175}
\end{equation*}
$$

And from a $K C L$ equation at the collector of $Q_{1}$ :

$$
\begin{equation*}
I_{\text {REF }}=I_{C 1}+I_{B 1}+I_{B 2}=\beta I_{B}+2 I_{B}=(\beta+2) I_{B} \tag{176}
\end{equation*}
$$

Dividing (175) by (176):

$$
\begin{equation*}
\frac{I_{O}}{I_{R E F}}=\frac{\beta I_{B}}{(\beta+2) I_{B}}=\frac{\beta}{\beta+2}=\frac{1}{1+\frac{2}{\beta}} \tag{177}
\end{equation*}
$$

Thus, as long as $Q_{2}$ remains active, for large $\beta, I_{O} \approx I_{R E F}$, i.e., $I_{0}$ reflects the current $I_{\text {REF }}$ (hence "mirror"), regardless of the load!!!


Fig. 191. Diode-biased current mirror (Fig. 190 repeated.

## Reference Current:

$I_{\text {REF }}$ is set easily, by choosing $R_{\text {REF }}$ :

$$
\begin{equation*}
I_{R E F}=\frac{V_{C C}-V_{B E}}{R_{R E F}} \approx \frac{V_{C C}-0.7 \mathrm{~V}}{R_{R E F}} \tag{178}
\end{equation*}
$$

## Output Resistance:

Finally, the output resistance seen by the load is just the output resistance of $Q_{2}$ :

$$
\begin{equation*}
r_{o}=\left[\frac{\partial i_{C 2}}{\partial v_{C E 2}}\right]^{-1} \tag{179}
\end{equation*}
$$



Fig. 193. Example of the compliance range of a current mirror. The diode-biased mirror is represented in this figure.

## Compliance Range

This is defined as the range of voltages over which the mirror circuit functions as intended.

For the diode-biased mirror, this is the range where $Q_{2}$ remains active.

## Using a Mirror to Bias an Amplifier



Fig. 194. Follower biased with a current nirror.


Fig. 195. Representation of the mirror circuit of

Fig. 194.


Changing transistor areas gives mirror ratios other than unity, which is useful to obtain small currents without using large $R$ values. The schematic technique used to show integer ratios other than unity is shown.
Fig. 192.

## Wilson Current Mirror



Fig. 196. Wilson current mirror.

## Current Ratio:

The addition of another transistor creates a mirror with an output resistance of $\approx \beta r_{o 2}$ (very large!!!)
Because $V_{B E 1}=V_{B E 3}$ we know that $I_{B 1}=I_{B 3}=I_{B}$.
Because $V_{C B 3}=0, Q_{3}$ is active.
Because $V_{C B 1}=V_{B E 2}, Q_{1}$ is active.
Thus we know that $I_{C 1}=I_{C 3}=\beta I_{B}$.
We assume also that $Q_{2}$ is active.

We proceed with the mathematical derivation without further comment.

$$
\begin{gather*}
I_{E 2}=I_{C 3}+2 I_{B}=(\beta+2) I_{B}  \tag{180}\\
I_{\mathrm{O}}=I_{C 2}=\frac{\beta}{\beta+1} I_{E 2}=\frac{\beta(\beta+2)}{\beta+1} I_{B}  \tag{181}\\
I_{B 2}=\frac{1}{\beta+1} I_{E 2}=\frac{\beta+2}{\beta+1} I_{B}  \tag{182}\\
I_{\text {REF }}=I_{C 1}+I_{B 2}=\beta I_{B}+\frac{\beta+2}{\beta+1} I_{B} \tag{183}
\end{gather*}
$$

$$
\begin{equation*}
\frac{I_{O}}{I_{R E F}}=\frac{\frac{\beta(\beta+2)}{\beta+1} I_{B}}{\beta I_{B}+\frac{\beta+2}{\beta+1} I_{B}}=\frac{\frac{\beta(\beta+2)}{\beta+1}}{\frac{\beta(\beta+1)}{\beta+1}+\frac{\beta+2}{\beta+1}}=\frac{\beta(\beta+2)}{\beta(\beta+1)+(\beta+2)} \tag{184}
\end{equation*}
$$

$$
\begin{equation*}
\frac{I_{\mathrm{O}}}{I_{R E F}}=\frac{\beta^{2}+2 \beta}{\beta^{2}+2 \beta+2}=\frac{1}{1+\frac{2}{\beta^{2}+2 \beta}} \approx \frac{1}{1+\frac{2}{\beta^{2}}} \approx 1 \tag{185}
\end{equation*}
$$

Thus the Wilson mirror ratio is much closer to unity than the ratio of the simple diode-biased mirror.

## Reference Current:

The reference current can be found by summing voltages rises from ground to $V_{C C}$ :

$$
\begin{equation*}
I_{R E F}=\frac{V_{C C}-V_{B E 2}-V_{B E 3}}{R_{R E F}} \approx \frac{V_{C C}-1.4 \mathrm{~V}}{R_{R E F}} \tag{186}
\end{equation*}
$$

## Output Resistance:

The output resistance of the Wilson can be shown to be $\beta r_{o 2}$.
However, the derivation of the output resistance is a sizable endeavor and will not be undertaken here.

## Widlar Current Mirror



Fig. 197. Widlar mirror.

If very small currents are required, the resistances in the previous mirror circuits become prohibitively large.

The Widlar mirror solves that problem Though it uses two resistors, the total resistance required by this circuit is reduced substantially.

The circuit's namesake is Bob Widlar (wide' lar) of Fairchild Semiconductor and National Semiconductor.

The analysis is somewhat different than our previous two examples.

Current Relationship:
Recall the Shockley transistor equations for forward bias:

$$
\begin{equation*}
i_{C}=I_{S} \exp \left(\frac{v_{B E}}{V_{T}}\right) \quad \text { and } \quad v_{B E}=V_{T} \ln \left(\frac{i_{C}}{I_{S}}\right) \tag{187}
\end{equation*}
$$

Thus we may write:

$$
\begin{equation*}
V_{B E 1}=V_{T} \ln \left(\frac{i_{C 1}}{I_{S}}\right) \quad \text { and } \quad V_{B E 2}=V_{T} \ln \left(\frac{i_{C 2}}{I_{S}}\right) \tag{188}
\end{equation*}
$$

Note that $V_{T}$ and $I_{S}$ are the same for both transistors because they are identical (and assumed to be at the same temperature).


Fig. 198. Widlar mirror (Fig. 197 repeated).

Continuing with the derivation from the previous page...

From a KVL equation around the baseemitter loop:

$$
\begin{equation*}
V_{B E 1}=V_{B E 2}+R_{2} I_{E 2} \approx V_{B E 2}+R_{2} I_{C 2} \tag{189}
\end{equation*}
$$

Rearranging:

$$
\begin{equation*}
V_{B E 1}-V_{B E 2}=\Delta V_{B E} \approx R_{2} I_{C 2} \tag{190}
\end{equation*}
$$

Substituting the base-emitter voltages from eq. (188) into eq. (190):

$$
\begin{equation*}
V_{T} \ln \left(\frac{I_{C 1}}{I_{S}}\right)-V_{T} \ln \left(\frac{I_{C 2}}{I_{S}}\right) \approx R_{2} I_{C 2} \Rightarrow V_{T} \ln \left(\frac{I_{C 1}}{I_{C 2}}\right) \approx R_{2} I_{C 2} \tag{191}
\end{equation*}
$$

Where the last step results from a law of logarithms.
This is a transcendental equation. It must be solved iteratively, or with a spreadsheet, etc. The form of the equation to use depends on whether we're interested in analysis or design:

Analysis: $\quad \frac{V_{T}}{R_{2}} \ln \left(\frac{I_{C 1}}{I_{C 2}}\right)=I_{C 2} \quad$ Design: $\quad R_{2}=\frac{V_{T}}{I_{C 2}} \ln \left(\frac{I_{C 1}}{I_{C 2}}\right)$
where:

$$
\begin{equation*}
I_{C 1} \approx I_{R E F}=\frac{V_{C C}-V_{B E 1}}{R_{1}} \tag{193}
\end{equation*}
$$

## Multiple Current Mirrors

In typical integrated circuits multiple current mirrors are used to provide various bias currents. Usually, though, there is only one reference current, so that the total resistance on the chip may be minimized.

The figure below illustrates the technique of multiple current mirrors, as well as mirrors constructed with pnp devices:


Fig. 199. Multiple current mirrors.

## FET Current Mirrors

The same techniques are used in CMOS ICs (except, of course, the devices are MOSFETs). The details of these circuits are not discussed here.

## Linear Small-Signal Equivalent Circuits

- In most amplifiers (and many other circuits):

We use dc to bias a nonlinear device . . .
At an operating point (Q-point) where the nonlinear device characteristic is relatively straight, i.e., almost linear . . .

And then inject the signal to be amplified (the small signal) into the circuit.

- The circuit analysis is split into two parts:

DC analysis, which must consider the nonlinear device characteristics to determine the operating point.

Alternatively, we can substitute an accurate model, such as a piecewise-linear model, for the nonlinear device.

AC analysis, but because injected signal is small, only a small region of the nonlinear device characteristic need be considered.

This small region is almost linear, so we assume it is linear, and construct a linear small-signal equivalent circuit.

- After analysis, the resulting dc and ac values may be recombined, if necessary or desired.


## Diode Small-Signal Equivalent Circuit



Fig. 200. Generalized diode circuit.


Fig. 201. Diode characteristic.

## The Concept

First, we allow $v_{s}$ to be zero. The circuit is now dc only, and has a specific $Q$-point shown.

We can find the Q-point analytically with the Shockley equation, or with a diode model such as the ideal, constant-voltage-drop, or piecewise-linear model.

Now, we allow $v_{s}$ to be nonzero, but small.
The instantaneous operating point moves slightly above and below the $Q$-point. If signal is small enough, we can approximate the diode curve with a straight line.

## The Equations

This straight-line approximation allows us to write a linear equation relating the changes in diode current (around the Q-pt.) to the changes in diode voltage:

$$
\begin{equation*}
\Delta \dot{J}_{D}=K \Delta v_{D} \tag{194}
\end{equation*}
$$

Repeating the linear equation from the previous page:

$$
\begin{equation*}
\Delta j_{D}=K \Delta v_{D} \tag{195}
\end{equation*}
$$

The coefficient $K$ is the slope of the straight-line approximation, and must have units of $\Omega^{-1}$.

We can choose any straight line we want. The best choice (in a least-squared error sense) is a line tangent at pt. Q !!!


Fig. 202. Diode curve with tangent at Q-point.

We rewrite eq. (195) with changes in notation.
K becomes $1 / r_{d}, \Delta i_{D}$ becomes $i_{d}$, and $\Delta v_{D}$ becomes $v_{d}$ :

$$
\begin{equation*}
i_{d}=\frac{1}{r_{d}} v_{d} \tag{196}
\end{equation*}
$$

This is merely Ohm's Law!!!
$r_{d}$ is the dynamic resistance or small-signal resistance of the diode.
$i_{d}$ and $v_{d}$ are the signal current and the signal voltage, respectively.

## Diode Small-Signal Resistance

We need only to calculate the value of $r_{d}$, where $1 / r_{d}$ is the slope of a line tangent at pt. Q, i.e.,

$$
\begin{equation*}
\frac{1}{r_{d}}=\left.\frac{\partial i_{D}}{\partial v_{D}}\right|_{Q-p o i n t} \tag{197}
\end{equation*}
$$

We use the diode forward-bias approximation:

$$
\begin{equation*}
i_{D}=I_{S}\left[\exp \left(\frac{v_{D}}{n V_{T}}\right)-1\right] \approx I_{S} \exp \left(\frac{v_{D}}{n V_{T}}\right) \tag{198}
\end{equation*}
$$

Thus:

$$
\begin{equation*}
\frac{\partial}{\partial v_{D}}\left[I_{S} \exp \left(\frac{V_{D}}{n V_{T}}\right)\right]_{Q-p o i n t}=\frac{I_{S}}{n V_{T}} \exp \left(\frac{V_{D Q}}{n V_{T}}\right) \tag{199}
\end{equation*}
$$

But, notice from (198):

$$
\begin{equation*}
I_{D Q} \approx I_{S} \exp \left(\frac{V_{D Q}}{n V_{T}}\right) \tag{200}
\end{equation*}
$$

So:

$$
\begin{equation*}
\left.\frac{\partial i_{D}}{\partial v_{D}}\right|_{Q-p o i n t} \approx \frac{I_{D Q}}{n V_{T}} \Rightarrow r_{d} \approx \frac{n V_{T}}{I_{D Q}} \tag{201}
\end{equation*}
$$

Notes:

1. The calculation of $r_{d}$ is easy, once we know $I_{D Q}!!!$
2. $I_{D Q}$ can be estimated with simple diode models !!!
3. Diode small-signal resistance $r_{d}$ varies with Q-point.
4. The diode small-signal model is simply a resistor !!!

## Notation

The following notation is standard:


Fig. 203. Illustration of various currents.
$V_{D}, i_{D} \quad$ This is the total instantaneous quantity. (dc + ac, or bias + signal)
$V_{D}, I_{D} \quad$ This is the dc quantity.
(i.e., the average value)
$V_{d}, i_{d} \quad$ This is the ac quantity.
(This is the total instantaneous quantity with the average removed)
$V_{d}, I_{d}$
If a vector, this is a phasor quantity. If a scalar it is an rms or effective value.

## BJT Small-Signal Equivalent Circuit



Fig. 204. Generalized BJT circuit.


Fig. 205. Generalized base current waveform.

First, note the total base current (bias + signal): $i_{B}=I_{B Q}+i_{b}$
This produces a total base-emitter voltage: $v_{B E}=V_{B E Q}+v_{b e}$
Now, let the signal component be small: $\quad\left|i_{b}\right| \ll I_{B Q}$
With the signal sufficiently small, $v_{b e}$ and $i_{b}$ will be approximately related by the slope of the BJT input characteristic, at the Q-point.

This is identical to the diode small-signal development !!! Thus, the equations will have the same form:


$$
\begin{gather*}
i_{b}=\left[\left.\frac{\partial i_{B}}{\partial v_{B E}}\right|_{Q-p o i n t}\right] v_{b e}=\frac{1}{r_{\pi}} v_{b e}  \tag{202}\\
\text { where } \quad r_{\pi} \approx \frac{V_{T}}{I_{B Q}} \tag{203}
\end{gather*}
$$

Fig. 206. BJT input characteristic.

With $r_{\pi}$ determined, we can turn our attention to the output (collector) side.

If the BJT is in its active region, we have a simple current relationship:

$$
\begin{equation*}
i_{C}=\beta i_{B} \quad \Rightarrow \quad i_{c}=\beta i_{b} \tag{204}
\end{equation*}
$$

Combining eqs. (202) through (204) we can construct the BJT small-signal equivalent circuit:


Fig. 207. BJT small-signal equivalent circuit.

Because the bias point is "accounted for" in the calculation of $r_{\pi}$, this model applies identically to $n p n$ and to $p n p$ devices.

## The Common-Emitter Amplifier

## Introduction



Fig. 208. Standard common emitter amplifier circuit.

The typical four-resistor bias circuit is shown in black. . .capacitors are open circuits at dc, so only signal currents can flow in the blue branches.

Capacitors are chosen to appear as short circuits at frequencies contained in the signal (called midband frequencies).
$C_{\text {in }}$ and $C_{\text {out }}$ couple the signal into, and out of, the amplifier. $C_{E}$ provides a short circuit around $R_{E}$ for signal currents only (dc currents cannot flow through $C_{E}$.

A standard dc analysis of the four-resistor bias circuit provides the Q-point, and from that we obtain the value of $r_{\pi}$.

## Constructing the Small-Signal Equivalent Circuit



Fig. 209. Standard common emitter. (Fig. 208 repeated)
To construct small-signal equivalent circuit for entire amplifier, we:

1. Replace the BJT by its small-signal model.
2. Replace all capacitors with short circuits.
3. Set all dc sources to zero, because they have zero signal component!!!

The result is the small-signal equivalent circuit of the amplifier:


Fig. 210. Small signal equivalent circuit of common emitter amplifier.

For convenience we let $R_{1} \| R_{2}=R_{B}$, and $R_{C} \| R_{L}=R_{L}{ }^{\prime}$ :


Fig. 211. Simplified small signal equivalent of common emitter amplifier.

## Voltage Gain

Our usual focus is $A_{v}=v_{o} / v_{i n}$, or $A_{v s}=v_{o} / v_{s}$. We concentrate on the former. Because $i_{b}$ is the only parameter common to both sides of the circuit, we can design an approach:

1. We write an equation on the input side to relate $v_{i n}$ to $i_{b}$.
2. We write an equation on output side to relate $v_{o}$ to $i_{b}$.
3. We combine equations to eliminate $i_{b}$.

Thus:

$$
\begin{gather*}
v_{i n}=v_{b e}=i_{b} r_{\pi}  \tag{205}\\
v_{o}=-\beta i_{b} R_{L}^{\prime} \tag{206}
\end{gather*}
$$

And:

$$
\begin{equation*}
A_{v}=\frac{v_{o}}{v_{i n}}=\frac{-\beta i_{b} R_{L}^{\prime}}{i_{b} r_{\pi}}=\frac{-\beta R_{L}^{\prime}}{r_{\pi}} \tag{207}
\end{equation*}
$$

With $R_{L}$ removed (an open-circuit load), we define the open-circuit voltage gain, $A_{\text {vo }}$ :

$$
\begin{equation*}
A_{v o}=\frac{v_{o}}{v_{i n}}=\frac{-\beta R_{C}}{r_{\pi}} \tag{208}
\end{equation*}
$$

## Input Resistance



Fig. 212. Input resistance of common emitter amplifier.

By definition, $R_{\text {in }}=v_{\text {in }} / i_{\text {in }}$. We can find this simply by inspection:

$$
\begin{equation*}
R_{i n}=R_{B} \| r_{\pi} \tag{209}
\end{equation*}
$$

## Output Resistance

Recall that to find $R_{o}$, we must remove the load, and set all independent sources to zero, but only independent sources. We do not set dependent sources to zero!!!

Thus:


Fig. 213. Output resistance of common emitter amplifier.
Now, because $i_{b}=0$, the dependent source $\beta i_{b}=0$ also, and:

$$
\begin{equation*}
R_{o}=R_{C} \tag{210}
\end{equation*}
$$

## The Emitter Follower (Common Collector Amplifier)

## Introduction



Fig. 214. Standard emitter follower circuit.
We have a four-resistor bias network, with $R_{C}=0$.
Unlike the common-emitter amplifier, $v_{o}$ is taken from the emitter.
The small-signal equivalent is derived as before:


Fig. 215. Emitter follower small-signal equivalent circuit. The collector terminal is grounded, or common, hence the alternate name Common Collector Amplifier.

## Voltage Gain



Fig. 216. Emitter follower small-signal equivalent (Fig. 215 repeated).

Gain, $A_{v}=v_{o} / v_{i n}$, is found using the same approach described for the common-emitter amplifier. We write two equations of $i_{b}$ - one on the input side, one on the output side - and solve:

$$
\begin{gather*}
v_{i n}=i_{b} r_{\pi}+(\beta+1) i_{b} R_{L}^{\prime}  \tag{211}\\
v_{o}=(\beta+1) i_{b} R_{L}^{\prime}  \tag{212}\\
A_{v}=\frac{v_{o}}{v_{i n}}=\frac{(\beta+1) R_{L}^{\prime}}{r_{\pi}+(\beta+1) R_{L}^{\prime}} \tag{213}
\end{gather*}
$$

Typical values for $A_{v}$ range from 0.8 to unity. The emitter (output) voltage follows the input voltage, hence the name emitter follower.

The feature of the follower is not voltage gain, but power gain, high input resistance and low output resistance, as we see next . . .

## Input Resistance



Fig. 217. Calculating the input resistance of the emitter follower.

Note that :

$$
\begin{equation*}
R_{i n}=\frac{v_{i n}}{i_{i n}}=R_{B} \| R_{i t}, \quad \text { where } R_{i t}=\frac{v_{i n}}{i_{b}} \tag{214}
\end{equation*}
$$

We've already written the equation we need to find $R_{i t}$. It's equation (211), from which:

$$
\begin{equation*}
R_{i t}=r_{\pi}+(\beta+1) R_{L}^{\prime} \tag{215}
\end{equation*}
$$

Thus

$$
\begin{equation*}
R_{\text {in }}=R_{B} \|\left[r_{\pi}+(\beta+1) R_{L}^{\prime}\right] \tag{216}
\end{equation*}
$$

Compare this to the common emitter input resistance, which is generally much lower, at $R_{\text {in }}=R_{B} \| r_{\pi}$.

## Output Resistance



Fig. 218. Circuit for calculating follower output resistance.

Notice that we have set the independent source to zero, and replaced $R_{L}$ by a test source. From the definition of output resistance:

$$
\begin{equation*}
R_{o}=\frac{v_{\text {test }}}{i_{\text {test }}}=R_{E} \| R_{\text {ot }}, \quad \text { where } R_{o t}=\frac{v_{\text {test }}}{i_{y}}=\frac{v_{\text {test }}}{-(\beta+1) i_{b}} \tag{217}
\end{equation*}
$$

But

$$
\begin{equation*}
v_{\text {test }}=-i_{b}\left(R_{S}^{\prime}+r_{\pi}\right) \quad \therefore \quad R_{o t}=\frac{R_{S}^{\prime}+r_{\pi}}{\beta+1} \tag{218}
\end{equation*}
$$

Compare this to the common emitter input resistance, which is much higher, at $R_{C}$.

## Review of Small Signal Analysis

It's presumed that a dc analysis has been completed, and $r_{\pi}$ is known.

1. Draw the small-signal equivalent circuit.
A. Begin with the transistor small signal model.
B. For midband analysis, coupling and bypass capacitors replaced by short circuits.
C. Set independent dc sources to zero.
2. Identify variables of interest.
3. Write appropriate independent circuit equations.
(This usually requires an equation on the "input" side and an equation on the "output" side of the small-signal equivalent circuit.)
4. Solve.
5. Check units!!!

## FET Small-Signal Equivalent Circuit

## The Small-Signal Equivalent



Fig. 219. Generalized FET circuit.


Fig. 220. FET transfer characteristic.
We restrict operation to the pinch-off region and note that the dc source and the circuit determine the $Q$-point.

For small $v_{s}$, the instantaneous operating pt. stays very near $Q$, and the transfer curve can be approximated with a line tangent at $Q$. Both $v_{G S}$ and $i_{D}$ have dc and ac components:

$$
\begin{equation*}
v_{G S}=V_{G S Q}+v_{g s} \quad \text { and } \quad i_{D}=I_{D Q}+i_{d} \tag{219}
\end{equation*}
$$



Fig. 221. FET sm. sig. model.
$V_{G S Q}$ and $I_{D Q}$ are related by the secondorder FET characteristic, but if $\left|v_{s}\right|$ is small enough, $v_{g s}$ and $i_{d}$ are related (almost) linearly:

$$
\begin{equation*}
i_{d}=g_{m} v_{g s} \tag{220}
\end{equation*}
$$

$g_{m}$, is called the transconductance.
This leads immediately to the model at left.

## Transconductance

The coefficient $g_{m}$ is the slope of the tangent :

$$
\begin{equation*}
g_{m}=\left.\frac{\partial i_{D}}{\partial v_{G S}}\right|_{Q} \tag{221}
\end{equation*}
$$

From the pinch-off region equation:


Fig. 222.FET transfer characteristic.

$$
\begin{equation*}
i_{D}=K\left(v_{G S}-V_{P}\right)^{2} \tag{222}
\end{equation*}
$$

We obtain:

$$
\begin{equation*}
g_{m}=\frac{\partial}{\partial v_{G S}}\left[K\left(v_{G S}-V_{P}\right)^{2}\right]_{Q}=2 K\left(V_{G S Q}-V_{P}\right) \tag{223}
\end{equation*}
$$

But also from eq. (222) we have

$$
\begin{equation*}
V_{G S Q}-V_{P}=\sqrt{\frac{I_{D Q}}{K}} \tag{224}
\end{equation*}
$$

Substituting this into eq. (223), we see that the transconductance can also be written as:

$$
\begin{equation*}
g_{m}=2 \sqrt{K I_{D Q}} \tag{225}
\end{equation*}
$$

Or, finally, because $K=I_{D S S} / V_{P}^{2}$ we can write:

$$
\begin{equation*}
g_{m}=2 \frac{\sqrt{I_{D S S} I_{D Q}}}{\left|V_{P}\right|} \tag{226}
\end{equation*}
$$

## FET Output Resistance



Fig. 223. FET output characteristics.

Recall that FET output characteristics have upward slope. This means that $i_{d}$ is not dependent only on $v_{g s}$, but also on $v_{d s}$.

We can account for both dependencies by writing:

$$
\begin{equation*}
i_{d}=\left[\left.\frac{\partial i_{D}}{\partial v_{G S}}\right|_{Q}\right] v_{g s}+\left[\left.\frac{\partial i_{D}}{\partial v_{D S}}\right|_{Q}\right] v_{d s}=g_{m} v_{g s}+\frac{v_{d s}}{r_{d}} \tag{227}
\end{equation*}
$$

where

$$
\begin{equation*}
\left.\frac{\partial i_{D}}{\partial v_{D S}}\right|_{Q}=\frac{1}{r_{d}}=\text { slope of output char. at } Q \tag{228}
\end{equation*}
$$

A single addition to the small-signal model accounts for $r_{d}$ :


Fig. 224. FET small-signal model including FET output resistance.

Output resistance is more noticeable in FETs than in BJTs.

But it is also observed in BJTs and can be included in the BJT small-signal model, where the notation $r_{o}$ is used for output resistance.

## The Common Source Amplifier

## The Small-Signal Equivalent Circuit



Fig. 225. Standard common source amplifier circuit.
The self-bias circuit is shown in black.
Capacitors are open circuits at dc, so only signal currents flow in the blue branches.

A standard dc analysis provides the value of $g_{m}$.
The small-signal equivalent is constructed in the standard manner:


Fig. 226. Small-signal equivalent circuit for the common source amplifier.


Fig. 227. Common source small signal equivalent (Fig. 226 repeated).

## Voltage Gain

$$
\begin{equation*}
v_{i n}=v_{g s} \quad \text { and } \quad v_{o}=-g_{m} v_{g s} R_{L}^{\prime} \tag{229}
\end{equation*}
$$

Thus:

$$
\begin{equation*}
A_{v}=\frac{v_{o}}{v_{i n}}=-g_{m} R_{L}^{\prime} \tag{230}
\end{equation*}
$$

Input Resistance

$$
\begin{equation*}
R_{i n}=\frac{v_{i n}}{i_{i n}}=R_{G} \tag{231}
\end{equation*}
$$

Because no dc current flows through $R_{G}$ it can be extremely large.

## Output Resistance

Remember, we must remove $R_{L}$, and set all independent sources to zero. For this circuit we can determine $R_{o}$ by inspection:

$$
\begin{equation*}
R_{o}=r_{d} \| R_{D} \tag{232}
\end{equation*}
$$

## The Source Follower

## Small-Signal Equivalent Circuit



Fig. 228. Source follower circuit.
This follower uses fixed bias: $I_{G}=0 \Rightarrow V_{G S Q}=0 \Rightarrow I_{D}=I_{D S S}$
Tremendously large $R_{\text {in }}$ is obtained by sacrificing bias stability, which isn't very important in this circuit anyway, as we shall see.

The small-signal equivalent is constructed in the usual manner:


Fig. 229. Source follower small-signal equivalent circuit.


Fig. 230. Source follower small-signal equivalent circuit (Fig. 229 repeated).

## Voltage Gain

This one requires a little more algebra. Beginning with:
and

$$
\begin{equation*}
v_{i n}=v_{g s}+v_{o} \Rightarrow v_{g s}=v_{i n}-v_{o} \tag{233}
\end{equation*}
$$

$$
\begin{equation*}
v_{o}=\left(g_{m} v_{g s}+i_{i n}\right) R_{L}^{\prime}=\left(g_{m} v_{g s}+\frac{v_{g s}}{R_{G}}\right) R_{L}^{\prime}=v_{g s}\left(g_{m}+\frac{1}{R_{G}}\right) R_{L}^{\prime} \tag{234}
\end{equation*}
$$

We replace $v_{g s}$ in eq. (234) with eq. (233), and solve for $v_{o} / v_{i n}$ :

$$
\begin{gather*}
v_{o}=\left(v_{i n}-v_{o}\right)\left(g_{m}+\frac{1}{R_{G}}\right) R_{L}^{\prime}  \tag{235}\\
{\left[1+\left(g_{m}+\frac{1}{R_{G}}\right) R_{L}^{\prime}\right] v_{o}=v_{i n}\left(g_{m}+\frac{1}{R_{G}}\right) R_{L}^{\prime}}  \tag{236}\\
A_{v}=\frac{v_{o}}{v_{i n}}=\frac{\left(g_{m}+\frac{1}{R_{G}}\right) R_{L}^{\prime}}{1+\left(g_{m}+\frac{1}{R_{G}}\right) R_{L}^{\prime}}=0.5 \text { to } 0.8 \text { typically } \tag{237}
\end{gather*}
$$



Fig. 231. Source follower small-signal equivalent circuit (Fig. 229 repeated).

## Input Resistance

Replacing $v_{o}$ in eq. (233) with eq. (234):

$$
\begin{equation*}
v_{i n}=v_{g s}+v_{o}=v_{g s}+v_{g s}\left(g_{m}+\frac{1}{R_{G}}\right) R_{L}^{\prime} \tag{238}
\end{equation*}
$$

But $v_{g s}=i_{i n} R_{G}$ :

$$
\begin{equation*}
v_{i n}=i_{i n} R_{G}+i_{i n} R_{G}\left(g_{m}+\frac{1}{R_{G}}\right) R_{L}^{\prime} \tag{239}
\end{equation*}
$$

Solving for $v_{i n} / i_{i n}$ :

$$
\begin{equation*}
R_{\text {in }}=\frac{v_{i n}}{i_{i n}}=R_{G}+\left(1+g_{m} R_{G}\right) R_{L}^{\prime} \tag{240}
\end{equation*}
$$

Because $I_{G}=0, R_{G}$ can be several $M \Omega$. With the additional multiplying factor of $R_{L}{ }^{\prime}, R_{\text {in }}$ can become extremely large!!!


Fig. 232. Determining output resistance of the source follower.

## Output Resistance

This calculation is a little more involved, so we shall be more formal in our approach.

We remove $R_{L}$, apply a test source, $v_{\text {test }}$, and set the independent source to zero.

From a KCL equation at the source node:

$$
\begin{equation*}
i_{\text {test }}=\frac{v_{\text {test }}}{R_{S}}+\frac{v_{\text {test }}}{r_{d}}+\frac{v_{\text {test }}}{R_{\mathrm{G}}+R_{\text {sig }}}-g_{m} v_{g s} \tag{241}
\end{equation*}
$$

But $R_{\mathrm{G}}$ and $R_{\text {sig }}$ form a voltage divider:

$$
\begin{equation*}
v_{g s}=-\frac{R_{G}}{R_{G}+R_{s i g}} v_{\text {test }} \tag{242}
\end{equation*}
$$

Substituting eq. (242) into eq. (241):

$$
\begin{equation*}
i_{\text {test }}=v_{\text {test }}\left(\frac{1}{R_{S}}+\frac{1}{r_{d}}+\frac{1}{R_{G}+R_{s i g}}+\frac{g_{m} R_{G}}{R_{G}+R_{\text {sig }}}\right) \tag{243}
\end{equation*}
$$



Fig. 233. Determining output resistance of the source follower (Fig. 232 repeated).

Thus:

$$
\begin{equation*}
R_{o}=\frac{v_{\text {test }}}{i_{\text {test }}}=\frac{1}{\frac{1}{R_{S}}+\frac{1}{r_{d}}+\frac{1}{R_{\mathrm{G}}+R_{\text {sig }}}+\frac{g_{m} R_{\mathrm{G}}}{R_{\mathrm{G}}+R_{\text {sig }}}} \tag{244}
\end{equation*}
$$

Finally, we recognize this form as that of resistances in parallel:

$$
\begin{equation*}
R_{o}=R_{s}\left\|r_{d}\right\|\left(R_{G}+R_{s i g}\right) \|\left(\frac{R_{G}+R_{s i g}}{g_{m} R_{G}}\right) \tag{245}
\end{equation*}
$$

## Review of Bode Plots

## Introduction

The emphasis here is review. Please refer to an appropriate text if you need a more detailed treatment of this subject.
Let us begin with a generalized transfer function:

$$
\begin{equation*}
A_{v}(f)=\frac{\left(j \frac{f}{f_{\mathrm{Z} 1}}\right)\left(1+j \frac{f}{f_{\mathrm{Z2}}}\right) \cdots}{\left(1+j \frac{f}{f_{P 1}}\right) \cdots} \tag{246}
\end{equation*}
$$

We presume the function is limited to certain features:

- Numerator and denominator can be factored.
- Numerator factors have only one of the two forms shown.
- Denominator factors have only the form shown.

Remember:

- Bode plots are not the actual curves, but only asymptotes to the actual curves.
- Bode magnitude plots are not based on the transfer function itself, but on the logarithm of the transfer function - actually, on $20 \log A_{v}$.
- The total Bode response for $A_{v}(f)$ consists of the magnitude response and the phase response. Both of these consist of the sum of the responses to each numerator and denominator factor.


## The Bode Magnitude Response

Now, let's review the Bode magnitude response of each term:


Fig. 234. Bode magnitude response for $j f / f_{Z 1}$.


Fig. 235. Bode magnitude response for $1+j f / f_{z 2}$.

## 0 dB

$-20 \mathrm{~dB} /$ decade $\triangle$
Fig. 236. Bode magnitude response for $1+j f / f_{P_{1}}$.

The numerator term $j \frac{f}{f_{Z 1}}$ :
The magnitude response increases 20 dB per decade for all $f$.

For $f=f_{z 1}$ the term has a magnitude of 1 . Thus the magnitude response has an amplitude of 0 dB at $f_{\mathrm{z} 1}$.

The numerator term $1+j \frac{f}{f_{z 2}}$ :
For $f \ll f_{z 2}$ the imaginary term is negligible; the magnitude is just 0 dB .
For $f \gg f_{z 2}$ the imaginary term dominates, thus the magnitude increases 20 db per decade.

The denominator term $1+j \frac{f}{f_{P 1}}$ :
For $f \ll f_{P 1}$ the imaginary term is negligible; the magnitude is just 0 dB .
For $f \gg f_{P 1}$ the imaginary term dominates, thus the magnitude decreases 20 db per decade (because the term is in the denominator).

## The Bode Phase Response

Now, let's review the Bode phases response of each term:

## $+90^{\circ}$

Fig. 237. Bode phase response for $j f / f_{Z 1}$.


Fig. 238. Bode phase response for $1+j f / f_{Z 2}$.

The numerator term $j \frac{f}{f_{z 1}}$ :
The phase response is simply $90^{\circ}$ for all $f$.

The numerator term $1+j \frac{f}{f_{z 2}}$ :
For $f \ll f_{Z 2}$ the imaginary term is negligible; the phase is just $0^{\circ}$.
For $f \gg f_{z 2}$ the imaginary term dominates, thus the phase is $90^{\circ}$.

At $f=f_{z 2}$, the term is $1+j 1$; its phase is $45^{\circ}$.

The denominator term $1+j \frac{f}{f_{P 1}}$ :
For $f \ll f_{z 2}$ the imaginary term is negligible; the phase is just $0^{\circ}$.

For $f \gg f_{z 2}$ the imaginary term dominates, thus the phase is $-90^{\circ}$.
At $f=f_{z 2}$, the term is $1+j 1$; its phase is $-45^{\circ}$.

## Single-Pole Low-Pass RC



Fig. 240. Single-pole low-pass $R C$ circuit,
The review of the details of the Bode response of a single-pole low-pass $R C$ circuit begins with the s-domain transfer function:

$$
\begin{equation*}
A_{v}=\frac{V_{0}}{V_{i n}}=\frac{\frac{1}{s C}}{R+\frac{1}{s C}}=\frac{1}{s R C+1} \tag{247}
\end{equation*}
$$

Note that there is a pole at $s=-1 / R C$ and zero at $s=\infty$.
For the sinusoidal steady state response we substitute $j 2 \pi f$ for $s$ :

$$
\begin{equation*}
A_{v}=\frac{1}{1+j(2 \pi R C) f}=\frac{1}{1+j \frac{f}{f_{b}}} \quad \text { where } \quad f_{b}=\frac{1}{2 \pi R C} \tag{248}
\end{equation*}
$$

This fits the generalized single-pole form from the previous page, except we're using " $f_{b}$ " instead of " $f_{p}$." The term $f_{b}$ is called the halfpower frequency, the corner frequency, the break frequency, or the 3-dB frequency.

Gain Magnitude in dB:
From:

$$
\begin{equation*}
\left|A_{v}\right|=\frac{1}{\sqrt{1^{2}+\left(\frac{f}{f_{b}}\right)^{2}}} \tag{249}
\end{equation*}
$$

We obtain:

$$
\begin{align*}
\left|A_{v}\right|_{d B} & =20 \log \frac{1}{\sqrt{1^{2}+\left(\frac{f}{f_{b}}\right)^{2}}}=20 \log (1)-20 \log \sqrt{1^{2}+\left(\frac{f}{f_{b}}\right)^{2}}  \tag{250}\\
& =-20 \log \sqrt{1^{2}+\left(\frac{f}{f_{b}}\right)^{2}}=-10 \log \left[1+\left(\frac{f}{f_{b}}\right)^{2}\right]
\end{align*}
$$

Bode Magnitude Plot:
From eq. (250), at low frequencies ( $f / f_{b} \ll 1$ ):

$$
\begin{equation*}
\left|A_{v}\right|_{d B}=-10 \log (1)=0 \mathrm{~dB} \tag{251}
\end{equation*}
$$

And, at $\underline{\text { high }}$ frequencies ( $f / f_{b} \gg 1$ ):

$$
\begin{equation*}
\left|A_{V}\right|_{d B}=-10 \log \left(\frac{f}{f_{b}}\right)^{2}=-20 \log \left(\frac{f}{f_{b}}\right) \tag{252}
\end{equation*}
$$



Note that the latter equation decreases 20 dB for each factor of 10 increase in frequency (i.e., -20 db per decade).

Fig. 241. Bode magnitude plot for single-pole lowpass, in red. The actual curve is shown in blue.

## Bode Phase Plot:



Fig. 242. Trigonometric representation of transfer function phase angle.

From the transfer function:

$$
\begin{equation*}
A_{v}=\frac{1}{1+j \frac{f}{f_{b}}} \tag{253}
\end{equation*}
$$

The transfer function phase angle is:

$$
\begin{equation*}
\theta_{A_{l}}=-\arctan \frac{f}{f_{b}} \tag{254}
\end{equation*}
$$

The Bode phase plot shows the characteristic shape of this inverse tangent function:


Fig. 243. Bode phase plot for single-pole low-pass, shown in red. The actual curve is shown in blue.

## Single-Pole High-Pass RC



Fig. 244. Single-pole high-pass RC circuit.

The s-domain transfer function:

$$
\begin{equation*}
A_{v}=\frac{R}{\frac{1}{s C}+R}=\frac{s R C}{s R C+1} \tag{255}
\end{equation*}
$$

Note there is a pole at $s=-1 / R C$, and a zero at $s=0$.

For the sinusoidal steady state response we substitute $j 2 \pi f$ for $s$ :

$$
\begin{equation*}
A_{v}=\frac{j(2 \pi R C) f}{1+j(2 \pi R C) f}=\frac{j \frac{f}{f_{b}}}{1+j \frac{f}{f_{b}}} \quad \text { where } \quad f_{b}=\frac{1}{2 \pi R C} \tag{256}
\end{equation*}
$$

Bode Magnitude Plot:
Because this is a review, we go directly to the resulting gain equation:

$$
\begin{equation*}
\left|A_{v}\right|_{d B}=20 \log \left(\frac{f}{f_{b}}\right)-20 \log \sqrt{1+\left(\frac{f}{f_{b}}\right)^{2}} \tag{257}
\end{equation*}
$$

Recall from Fig. (234) that the first term is a straight line, with +20 $\mathrm{dB} /$ dec slope, passing through 0 dB at $f_{b}$.
The last term is the same term from the low pass example, which has the form of Fig. (236).

The total Bode magnitude response is merely the sum of these two responses.

Adding the two individual responses gives:


Fig. 245. Bode magnitude plot for single-pole high pass, in red. The actual curve is shown in blue.

## Bode Phase Plot:

The transfer function leads to the following phase equation:

$$
\begin{equation*}
\theta_{A_{l}}=90^{\circ}-\arctan \frac{f}{f_{b}} \tag{258}
\end{equation*}
$$

This is just the low-pass phase plot shifted upward by $90^{\circ}$ :


Fig. 246. Bode phase plot for single-pole high-pass, in red. The actual curve is shown in blue.

## Coupling Capacitors

## Effect on Frequency Response



Fig. 247. Representative amplifier circuit, split into sections.
In our midband amplifier analysis, we assumed the capacitors were short circuits, drew the small-signal equivalent, and analyzed it for overall gain (or other parameters). This time, though:
(1) we can draw the sm. sig. eq. ckt. of the amplifier section only,


Fig. 248. Amplifier sm. sig. eq. ckt.
(2) analyze it, determine the its model parameters, and . . .


Fig. 249. Model equivalent to amplifier section.
... (3) redraw the entire circuit (Fig. 247) as shown:


Fig. 250. Complete circuit redrawn with amplifier section replaced by its model.
Note that both sides are identical topologically, and are single-pole, high-pass circuits:

On the left:
$f_{1}=\frac{1}{2 \pi C_{\text {in }}\left(R_{S}+R_{\text {in }}\right)}$

On the right:

$$
f_{2}=\frac{1}{2 \pi C_{\text {out }}\left(R_{o}+R_{L}\right)}
$$

At frequencies above $f_{1}$ and $f_{2}$, the Bode magnitude plots from these high-pass circuits are simply horizontal lines at 0 dB , which add to become a single horizontal line at 0 dB . Of course, the amplifier (and resistive dividers) will shift this horizontal line (hopefully upward, because we probably want $A_{v}>1$ ). .
Suppose we begin somewhere above $f_{1}$ and $f_{2}$ - at midband . . . we already know how to find the midband gain, which will become $20 \log A_{v_{\text {mid }}}$ on the Bode magnitude plot.

Now let's work our way lower in frequency. . . when we get to the first of the two pole frequencies, our Bode magnitude plot begins to drop at $20 \mathrm{~dB} / \mathrm{dec}$ ade. . . when we get to the second pole, the plot drops at $40 \mathrm{~dB} /$ decade. . . see the illustration on the next page.


Fig. 251. Generalized Bode magnitude plot of an amplifier with coupling capacitors. Here $f_{1}$ is assumed to be lower than $f_{2}$.

Note that the presence of $f_{1}$ moves the overall half-power frequency above $f_{2}$.

## Constructing the Bode Magnitude Plot for an Amplifier

1. Analyze the circuit with the coupling capacitors replaced by short circuits to find the midband gain.
2. Find the break frequency due to each coupling capacitor.
3. Sketch the Bode magnitude plot by beginning in the midband range and moving toward lower frequencies.

## Design Considerations for RC-Coupled Amplifiers

1. RC-Coupled amplifiers:

Coupling capacitors - capacitors cost \$
Direct-Coupled amplifiers:
No capacitors - bias circuits interact - more difficult design, but preferable.
2. Determine Thevenin resistance "seen" by each coupling capacitor.

Larger resistances mean smaller and cheaper capacitors.
3. Choose $f_{b}$ for each $R C$ circuit to meet overall -3 dB requirement.

Judicious choice can reduce overall cost of capacitors.
4. Calculate required capacitance values.
5. Choose $C$ values somewhat larger than calculated (approximately 1.5 times larger).
Some C tolerances are as much as $-20 \%,+80 \%$. Vales can change $\pm 10 \%$ with time and temperature.

## Low- \& Mid-Frequency Performance of CE Amplifier

## Introduction

We begin with two of the most common topologies of commonemitter amplifier:


Fig. 252. Generic single-supply common emitter ckt. (Let $\left.R_{B}=R_{1}\left\|R_{2}, R_{L}{ }^{\prime}=R_{L}\right\| R_{C}, R_{E}=R_{E F}+R_{E B}\right)$


Fig. 253. Generic dual-supply common emitter ckt.

$$
\left(\text { Let } R_{L}^{\prime}=R_{L} \| R_{C}, R_{E}=R_{E F}+R_{E B}\right)
$$

Both common-emitter topologies have the same small-signal equivalent circuit:


Fig. 254. Generic small-signal equivalent of common emitter amplifier.

## Midband Performance

$$
\begin{gather*}
A_{v}=\frac{v_{o}}{v_{i n}}=\frac{-\beta R_{L}^{\prime}}{r_{\pi}+(\beta+1) R_{\mathrm{EF}}} \approx \frac{-R_{\mathrm{L}}^{\prime}}{R_{\mathrm{EF}}}, \text { if } \beta \gg 1  \tag{261}\\
A_{v_{s}}=\frac{v_{o}}{v_{s}}=A_{v} \frac{R_{\text {in }}}{R_{S}+R_{\text {in }}}  \tag{262}\\
R_{\text {in }}=\frac{v_{\text {in }}}{i_{\text {in }}}=R_{B} \|\left[r_{\pi}+(\beta+1) R_{\mathrm{EF}}\right] \tag{263}
\end{gather*}
$$

For the equivalent circuit shown, $R_{o}=R_{\mathrm{C}}$, but if we include the BJT output resistance $r_{o}$ in the equivalent circuit, the calculation of $R_{o}$ becomes much more involved. We'll leave this topic with the assumption that $R_{o} \approx R_{C}$.

The focus has been $A_{v}$, but we can determine $A_{i}$ also:

$$
\begin{equation*}
A_{i}=\frac{i_{o}}{i_{i n}}=\frac{v_{0} / R_{L}}{v_{\text {in }} / R_{i n}}=A_{v} \frac{R_{\text {in }}}{R_{L}}=-\beta \frac{R_{C}}{R_{C}+R_{L}} \frac{R_{B}}{R_{B}+R_{X}} \tag{264}
\end{equation*}
$$

where $R_{X}=r_{\pi}+(\beta+1) R_{E F}$.

## Design Considerations

- In choosing a device we should consider:

Frequency performance
Noise figure
Power Dissipation
Device choice may not be critical. . .

- Design Tradeoffs:

1. $\quad R_{B}$ large for high $R_{i n}$ and high $A_{i}$
$R_{B}$ small for bias (Q-pt.) stability
2. $\quad R_{C}$ large for high $A_{V}$ and $A_{i}$
$R_{C}$ small for low $R_{o}$, low signal swing, high frequency response
3. $\quad R_{E F}$ small (or zero) for maximum $A_{v}$ and $A_{i}$
$R_{E F}>0$ for larger $R_{i n}$, gain stability, improved high and low frequency response, reduced distortion

- Gain Stability:

Note from eq. (261), as $R_{E F}$ increases, $A_{v} \approx-R_{L}{ }^{\prime} / R_{E F}$, i.e., gain becomes independent of $\beta$ !!!

## The Effect of the Coupling Capacitors



Fig. 255.Approximate sm. sig. equivalent of the CE amplifier at low frequencies. The effect of $C_{E}$ is ignored by replacing it with a short circuit. $C_{\text {in }}$ and $C_{\text {out }}$ remain so that their effect can be determined.

To determine the effect of the coupling capacitors, we approximate the small-signal equivalent as shown. $C_{i n}$ and $C_{\text {out }}$ are then a part of independent single-pole high-pass circuits, with break frequencies of:

$$
\begin{equation*}
f_{b}=\frac{1}{2 \pi R_{\text {Thevenin }} C} \tag{265}
\end{equation*}
$$

Thus the effect of $C_{\text {out }}$ is:

$$
\begin{equation*}
f_{\text {out }}=\frac{1}{2 \pi\left(R_{C}+R_{L}\right) C_{\text {out }}} \tag{266}
\end{equation*}
$$

And the effect of $C_{i n}$ is:

$$
\begin{gather*}
\text { for } A_{v}=\frac{v_{o}}{v_{i n}} \quad f_{i n}=\frac{1}{2 \pi R_{i n} C_{i n}}  \tag{267}\\
\text { for } A_{v}=\frac{v_{o}}{v_{s}} \quad f_{i n}=\frac{1}{2 \pi\left(R_{S}+R_{i n}\right) C_{i n}} \tag{268}
\end{gather*}
$$

Equations for $f_{i n}$ are approximate, because the effects of $C_{i n}$ and $C_{E}$ interact slightly. The interaction is almost always negligible.

## The Effect of the Emitter Bypass Capacitor $\mathrm{C}_{E}$



Fig. 256. Approximate common emitter sm. sig. equivalent at low frequencies.
Only the effect of $C_{E}$ is accounted for in this circuit.
Consider the following:
At sufficiently high frequencies, $C_{E}$ appears as a short circuit. Thus the total emitter resistance is at its lowest, and $A_{v}$ is at its highest. This appears like, and is, the standard single-pole high-pass effect.

At sufficiently low frequencies $C_{E}$ appears as an open circuit. The total emitter resistance is at its highest, and $A_{v}$ is at its lowest, but $\underline{A}_{v}$ is not zero!!! Thus, there is not just a single-pole high-pass effect. There must also be a zero at a frequency other than $f=0$, as shown below:


Fig. 257. Bode magnitude plot showing the effect of $C_{E}$ only.

To find the pole frequency $f_{1}$ we need the Thevenin resistance "seen" by $C_{E}$ :


Fig. 258. Finding Thevenin R "seen" by $C_{E}$, assuming we are interested in $v_{o} / v_{\text {in }}$, i.e., assuming $R_{S}=0$.

From inspection we should see that:

$$
\begin{equation*}
R_{\text {Thevenin }}=R_{E B}\left\|R_{X}=R_{E B}\right\|\left(R_{E F}+R_{Y}\right) \tag{269}
\end{equation*}
$$

The difficulty is finding $R_{Y}$, which is undertaken below:


Fig. 259. Finding $R_{Y}$.

$$
\begin{gather*}
i_{b}=\frac{V_{b e}}{r_{\pi}}=-\frac{V_{t e s t}}{r_{\pi}}  \tag{270}\\
i_{t e s t}=-(\beta+1) i_{b}  \tag{271}\\
R_{Y}=\frac{V_{t e s t}}{i_{t e s t}}=\frac{r_{\pi}}{\beta+1} \tag{272}
\end{gather*}
$$

If $R_{S} \neq 0$, then $R_{Y}$ becomes:

$$
\begin{equation*}
R_{Y}=\frac{\left(R_{\mathrm{B}} \| R_{S}\right)+r_{\pi}}{\beta+1} \tag{273}
\end{equation*}
$$

Thus, for $A_{v}=v_{o} / v_{i n}$ :

$$
\begin{equation*}
f_{1}=\frac{1}{2 \pi C_{E}\left[R_{E B} \|\left(R_{E F}+\frac{r_{\pi}}{\beta+1}\right)\right]} \tag{274}
\end{equation*}
$$

Or, for $A_{v}=v_{o} / v_{s}$ :

$$
\begin{equation*}
f_{1}=\frac{1}{2 \pi C_{E}\left[R_{E B} \|\left(R_{E F}+\frac{r_{\pi}+\left(R_{B} \| R_{S}\right.}{\beta+1}\right)\right]} \tag{275}
\end{equation*}
$$

The zero $f_{2}$ is the frequency where $Z_{E}\left(j f_{2}\right)=R_{E} \| \frac{1}{j f_{2} C_{E}}=\infty$ :

$$
\begin{equation*}
f_{2}=\frac{1}{2 \pi C_{E} R_{E B}} \tag{276}
\end{equation*}
$$

The mathematical derivation of eq. (276) is not a focus of this course; it is left for your own endeavor.


The Bode magnitude plot of a common emitter amplifier is the summation of the effects of poles $f_{\text {in }}, f_{\text {out }}, f_{1}$, and the zero $f_{2}$.

One of many possible examples is shown at left.

Fig. 260. One example of the Bode plot of a CE amplifier.

## The Miller Effect

## Introduction

Before we can examine the high frequency response of amplifiers, we need some additional tools. The Miller Effect is one of them. Consider:


Fig. 261. Circuit with feedback impedance $Z$. The black box is usually an amplifier, but can be any network with a common node.

It is difficult to analyze a circuit with a feedback impedance, so we wish to find a circuit that is equivalent at the input \& output ports:


Fig. 262. Circuit to be made equivalent to the previous figure.

If we can choose $Z_{\text {in. Miller }}$ so that $I_{z}$ is the same in both circuits, the input port won't "know" the difference - the circuits will be equivalent at the input port.

## Deriving the Equations

From Fig. 261:

$$
\begin{equation*}
I_{z}=\frac{V_{i n}-V_{o}}{Z}=\frac{V_{i n}-A_{v} V_{i n}}{Z}=\frac{V_{i n}\left(1-A_{v}\right)}{Z} \tag{277}
\end{equation*}
$$

And from Fig. 262:

$$
\begin{equation*}
I_{z}=\frac{V_{\text {in }}}{Z_{\text {in, Miller }}} \tag{278}
\end{equation*}
$$

Setting eqs. (277) and (278) equal, and solving:

$$
\begin{equation*}
Z_{i n, \text { Miller }}=\frac{Z}{1-A_{v}} \tag{279}
\end{equation*}
$$

Using a similar approach, the circuits can be made equivalent at the output ports, also, if:

$$
\begin{equation*}
Z_{\text {out, Miller }}=Z \frac{A_{v}}{A_{v}-1}=Z \frac{1}{1-\frac{1}{A_{v}}} \tag{280}
\end{equation*}
$$

Notes:

1. Though not explicitly shown in the derivation, $A_{v}$ and all the impedances can be complex (i.e., phasors).
2. If $\left|A_{v}\right|$ is, say, 10 or larger, then $Z_{\text {out, miller }} \approx Z$.
3. If $A_{v}>1$ and real, then $Z_{i n, \text { Miller }}$ is negative!!! This latter phenomenon is used, among other things, to construct oscillators.

## The Hybrid- $\pi$ BJT Model

## The Model

This is another tool we need before we examine the high frequency response of amplifiers.

The hybrid- $\pi$ BJT model includes elements that are negligible at low frequencies and midband, but cannot be ignored at higher frequencies of operation:


Fig. 263. Hybrid- $\pi$ model of BJT.
$r_{x}=$ ohmic resistance of base region, $\approx a$ few tens of ohms
$r_{\pi}=$ dynamic resistance of base region, as described previously $r_{o}=$ collector resistance of BJT, as described previously
$r_{\mu}, C_{\mu}$ represent the characteristics of the reverse-biased collectorbase junction:

$$
r_{\mu} \approx \text { several Megohms } \quad C_{\mu} \approx 1 \mathrm{pF} \text { to } 10 \mathrm{pF}
$$

$C_{\pi}=$ diffusion capacitance of b-e junction, $\approx 100 \mathrm{pF}$ to 1000 pF
$g_{m}=$ BJT transconductance; we can show that $g_{m}=\beta / r_{\pi}=I_{C Q} / V_{T}$

## Effect of $C_{\pi}$ and $C_{\mu}$



Fig. 264. Hybrid- $\pi$ model of BJT (Fig. 263 repeated).
Notice the small values of $C_{\pi}$ and $C_{\mu}$, especially when compared to typical values of $C_{\text {in }}, C_{\text {out }}$, and $C_{E}$.

At low and midband frequencies, $C_{\pi}$ and $C_{\mu}$ appear as open circuits.
At high frequencies, where $C_{\pi}$ and $C_{\mu}$ have an effect, $C_{i n}, C_{\text {out }}$, and $C_{E}$ appear as short circuits.

To focus our attention, we'll assume $r_{x} \approx 0$ and $r_{\mu} \approx \infty$, and we'll use the Miller Effect to replace $C_{\mu}$ :


Fig. 265. Simplified hybrid- $\pi$ BJT model using the Miller Effect and the other assumptions described in the text..


Fig. 266. Miller Effect applied to hybrid- $\pi$ model (Fig. 265 repeated).
From the Miller Effect equations, (279) and (280):

$$
\begin{align*}
& C_{1}=C_{\mu}\left(1-A_{v}\right) \approx\left|A_{v}\right| C_{\mu}  \tag{281}\\
& C_{2}=C_{\mu}\left(1-\frac{1}{A_{v}}\right) \approx C_{\mu} \tag{282}
\end{align*}
$$

Individually, all Cs in Fig. 266 have a single-pole low-pass effect. As frequency increases they become short circuits, and $v_{o}$ approaches zero.
Thus there are two low-pass poles with the mathematical form:


Fig. 267. Typical amplifier response in the midband and high-frequency regions. $f_{h 1}$ is normally due to $C_{1}+C_{\pi}$, and $f_{h 2}$ is normally due to $C_{2}$.

Because $C_{1}+C_{\pi} \gg C_{2}$, the pole due to $C_{1}+C_{\pi}$ will dominate. The pole due to $C_{2}$ is usually negligible, especially when $R_{L}$ ' is included in the circuit.

$$
\begin{equation*}
f_{b}=\frac{1}{2 \pi C_{\text {eq }} R_{\text {Thevenin }}} \tag{283}
\end{equation*}
$$



Fig. 268. Miller Effect applied to hybrid- $\pi$ model (Fig. 265 repeated).
The overall half-power frequency, then, is usually due to $C_{1}+C_{\pi}$ :

$$
\begin{equation*}
f_{H} \approx f_{h 1}=\frac{1}{2 \pi\left(C_{1}+C_{\pi}\right) R_{\text {Thevenin }}} \tag{284}
\end{equation*}
$$

For typical transistors, $C_{1}>C_{\pi}$. For a moment, let us be very approximate and presume that $C_{\pi}$ is negligibly small. Then:

$$
\begin{equation*}
f_{H} \approx \frac{1}{2 \pi C_{1} R_{\text {Thevenin }}} \approx \frac{1}{2 \pi\left|A_{v}\right| C_{\mu} R_{\text {Thevenin }}} \tag{285}
\end{equation*}
$$

i.e., $f_{H}$ is approximately inversely proportional to $\left|A_{V}\right|$ !!!

Amplifiers are sometimes rated by their Gain-Bandwidth Product, which is approximately constant. This is especially true for high gains where $C_{1}$ dominates.

## High-Frequency Performance of CE Amplifier

## The Small-Signal Equivalent Circuit

We now have the tools we need to analyze (actually, estimate) the high-frequency performance of an amplifier circuit. We choose the common-emitter amplifier to illustrate the techniques:


Fig. 269. Standard common emitter amplifier (Fig. 208 repeated).

Now we use the hybrid- $\pi$ equivalent for the BJT and construct the small-signal equivalent circuit for the amplifier:


Fig. 270. Amplifier small-signal equivalent circuit using hybrid- $\pi$ BJT model.

## High-Frequency Performance

We can simplify the circuit further by using a Thevenin equivalent on the input side, and by assuming the effect of $r_{\mu}$ to be negligible:


Fig. 271. Modified small-signal equivalent, using a Thevenin equivalent on the input side, and assuming $r_{\mu}$ is infinite.

Note that the Thevenin resistance $R_{s}{ }^{\prime}=r_{\pi} \|\left[r_{x}+\left(R_{B} \| R_{S}\right)\right]$
Recognizing that the dominant high-frequency pole occurs on the input side, we endeavor only to calculate $f_{h 1}$. Thus we ignore the effect of $C_{\mu}$ on the output side, calculate the voltage gain, and apply the Miller Effect on the input side only.

$$
\begin{equation*}
A_{v}=\frac{v_{o}}{v_{\pi}} \approx-g_{m} R_{L}^{\prime} \tag{286}
\end{equation*}
$$



Fig. 272. Final (approximate) equivalent after applying the Miller Effect.


Fig. 273. Final (approximate) equivalent after applying the Miller Effect (Fig. 272 repeated).

So we have

$$
\begin{equation*}
f_{h 1}=\frac{1}{2 \pi R_{S}^{\prime} C_{\text {total }}} \tag{287}
\end{equation*}
$$

where

$$
\begin{equation*}
C_{\text {total }}=C_{\pi}+C_{\mu}\left(1+g_{m} R_{L}^{\prime}\right) \tag{288}
\end{equation*}
$$

and

$$
\begin{equation*}
R_{S}^{\prime}=r_{\pi} \|\left[r_{x}+\left(R_{B} \| R_{S}\right)\right] \tag{289}
\end{equation*}
$$

## The CE Amplifier Magnitude Response

Finally, we can estimate the entire Bode magnitude response of an amplifier. . . an example:


Fig. 274. One example of the entire Bode magnitude response of a common emitter amplifier.

Of this plot, the lower and upper $3-\mathrm{dB}$ frequencies are the most important, as they determine the bandwidth of the amplifier:

$$
\begin{equation*}
B W=f_{H}-f_{L} \approx f_{h 1}-f_{1} \tag{290}
\end{equation*}
$$

where the latter approximation assumes that adjacent poles are far away.

We've estimated the frequency response of only one amplifier configuration, the common-emitter. The techniques, though, can be applied to any amplifier circuit.

## Nonideal Operational Amplifiers

In addition to operational voltage amplifiers, there are operational current amplifiers and operational transconductance amplifiers (OTAs). This discussion is limited to voltage amplifiers.

## Linear Imperfections

Input and Output Impedance:
Ideally, $R_{\text {in }}=\infty$ and $R_{\text {out }}=0$.
Realistically, $R_{\text {in }}$ ranges from $\approx 1 \mathrm{M} \Omega$ in BJT op amps to $\approx 1 \mathrm{~T} \Omega$ in FET op amps.
$R_{\text {out }}$ ranges from less than $100 \Omega$ in general purpose op amps, to several $\mathrm{k} \Omega$ in low power op amps.

Gain and Bandwidth:
Ideally, $A_{v}=\infty$ and $\mathrm{BW}=\infty$.
Realistically, $A_{v}$ ranges from $80 \mathrm{~dB}\left(10^{4}\right)$ to $140 \mathrm{~dB}\left(10^{7}\right)$.
Many internally-compensated op amps have their BW restricted to prevent oscillation, producing the Bode magnitude plot shown:


Fig. 275. Typical op amp Bode magnitude response.

The transfer function, then, has a single-pole, low-pass form:

$$
\begin{equation*}
A(s)=\frac{A_{0}}{\frac{s}{2 \pi f_{b}}+1} \tag{291}
\end{equation*}
$$

And gain-bandwidth product is constant:

$$
\begin{equation*}
f_{t}=A_{0} f_{b}=A_{o f} f_{b f} \tag{292}
\end{equation*}
$$

## Nonlinear Imperfections

Output Voltage Swing:
BJT op amp outputs can swing to within $2 V_{B E}$ of $\pm V_{\text {SUPPLY }}$.
FET op amp outputs an swing to within a few $m V$ of $\pm V_{\text {SUPPLy }}$.

## Output Current Limits:

Of course, currents must be limited to a "safe" value. Some op amps have internal current limit protection.

General purpose op amps have output currents in the range of tens of mA. For examples, the LM741 has an output current rating of $\pm 25 \mathrm{~mA}$, while the LM324 can source 30 mA and sink 20 mA .

## Slew-Rate Limiting:

This is the maximum rate at which $v_{O}$ can change, $\left|\frac{d v_{o}}{d t}\right| \leq S R$. It is caused by a current source driving the compensation capacitor. As an example, the LM741 has a $S R$ of $\approx 0.5 \mathrm{~V} / \mu \mathrm{s}$.


Fig. 276. Illustration of op amp slew-rate limiting.

## Full-Power Bandwidth:

This is defined as the highest frequency for which an undistorted sinusoidal output is obtainable at maximum output voltage:

$$
\begin{equation*}
v_{o}(t)=\left.V_{O M} \sin \omega t \Rightarrow \frac{d v_{o}}{d t}\right|_{\max }=S R=\omega V_{O M}=2 \pi f V_{O M} \tag{293}
\end{equation*}
$$

Solving for $f$ and giving it a special notation:

$$
\begin{equation*}
f_{F P}=\frac{S R}{2 \pi V_{O M}} \tag{294}
\end{equation*}
$$

## DC Imperfections:

Many of the concepts in this section are rightly credited to Prof. D.B. Brumm.

Input Offset Voltage, $V_{10}$ :
$v_{0}$ is not exactly zero when $v_{1}=0$. The input offset voltage $V_{10}$ is defined as the value of an externally-applied differential input voltage such that $v_{O}=0$. It has a polarity as well as a magnitude.

Input Currents:
Currents into noninverting and inverting inputs are not exactly zero, but consist of base bias currents (BJT input stage) or gate leakage currents (FET input stage):
$I_{1}^{+}$, current into noninverting input
$I_{l}^{-}$, current into inverting input
These also have a polarity as well as a magnitude.

In general, $I_{l}^{+} \neq I_{I}^{-}$, so we define the input bias current as the average of these, and the input offset current as the difference:

$$
\begin{equation*}
I_{B}=\frac{I_{1}^{+}+I_{l}^{-}}{2} \quad \text { and } \quad I_{I O}=I_{I}^{+}-I_{I}^{-} \tag{295}
\end{equation*}
$$

Data sheets give maximum magnitudes of these parameters.

## Modeling the DC Imperfections

The definitions of

- input offset voltage, $V_{10}$
- input bias current, $I_{B}$
- and, input offset current, $I_{I O}$
lead to the following dc error model of the operational amplifier:


Fig. 277. DC error model of operational amplifier.

## Using the DC Error Model

Recall the standard noninverting and inverting operational amplifier configurations. Note the presence of the resistor $R^{+}$. It is often equal to zero, especially if dc error does not matter.


Fig. 278. Noninverting op amp configuration.


Fig. 279. Inverting op amp configuration.

Notice that these circuits become identical when we set the independent sources to zero:


Fig. 280. Identical circuits result when the sources of Figs. 278 and 279 are set to zero.

Now, recall the dc error op amp model:


Fig. 281. DC error op amp model (Fig. 277 repeated).

And replace the ideal op amp of Fig. 280 with this model:


Fig. 282. Op amp noninverting and inverting amplifiers, external source set to zero, using dc error model.

With the help of Thevenin equivalents, virtually all op amp circuits reduce to Fig. 282 when the external sources are set to zero !!!


Fig. 283. Op amp configurations, with external source set to zero, using dc error model. (Fig. 282 repeated)

Note that the source $V_{10}$ can be "slid" in series anywhere in the input loop.

Also note carefully the polarity of $V_{10}$.

And, finally, note that the dc error current sources have been omitted for clarity. Currents resulting from these sources are shown in red.

We can now determine the dc output error for virtually any op amp configuration. We have already noted the dc output error as $V_{O E}$.

Using superposition, we'll first set $l$ to zero. The voltage at the noninverting input is

$$
\begin{equation*}
v^{+}=-V_{10}-R^{+} I^{+} \tag{296}
\end{equation*}
$$

This voltage is simply the input to a noninverting amplifier, so the dc output error, from these two error components alone, is:

$$
\begin{equation*}
V_{\mathrm{OE}, \mathrm{PartA}}=-\left(1+\frac{R_{F}}{R_{N}}\right)\left(V_{10}+R^{+} I^{+}\right) \tag{297}
\end{equation*}
$$



Fig. 284. Op amp configurations, with external source set to zero, using dc error model. (Fig. 282 repeated)

Next, we consider just $l$, i.e., we let $V_{10}=0$ and $I^{+}=0$.

Now $v^{+}=v=0$, so there is no current through $R_{N}$.

The current $r$ must flow through $R_{F}$, creating the dc output error component:

$$
\begin{equation*}
V_{O E, \text { Part } \mathrm{B}}=R_{F} I^{-} \tag{298}
\end{equation*}
$$

Now we make use of a mathematical "trick." To permit factoring, we write (298) as:

$$
\begin{equation*}
V_{O E, \text { Part B }}=\frac{R_{N}+R_{F}}{R_{N}} \frac{R_{N}}{R_{N}+R_{F}} R_{F} I^{-}=\left(1+\frac{R_{F}}{R_{N}}\right) R^{-} I^{-} \tag{299}
\end{equation*}
$$

where

$$
\begin{equation*}
R^{-}=\frac{R_{N}}{R_{N}+R_{F}} R_{F}=R_{F} \| R_{N} \tag{300}
\end{equation*}
$$

And, finally, we combine (297) and (299) to obtain the totally general result:

$$
\begin{equation*}
V_{O E}=-\left(1+\frac{R_{F}}{R_{N}}\right)\left(V_{I O}+R^{+} I^{+}-R^{-} I^{-}\right) \tag{301}
\end{equation*}
$$

## DC Output Error Example



Fig. 285. DC output error example.

The maximum bias current is 100 nA , i.e.,

$$
\begin{equation*}
I_{B} \in[0,100] n A \tag{302}
\end{equation*}
$$

A positive value for $I_{B}$ means into the chip.

The maximum offset current magnitude is 40 nA , i.e.,

$$
\begin{equation*}
I_{10} \in[-40,40] n A \tag{303}
\end{equation*}
$$

Note that the polarity of $I_{10}$ is unknown.
The maximum offset voltage magnitude is 2 mV , i.e.,

$$
\begin{equation*}
V_{10} \in[-2,2] \mathrm{mV} \tag{304}
\end{equation*}
$$

Note also that the polarity of $V_{10}$ is unknown.
Finding Worst-Case DC Output Error:

- Setting $v_{I N}$ to 0, and comparing to Fig. 282 and eq. (301):

$$
\begin{equation*}
V_{O E}=-\left(1+\frac{R_{F}}{R_{N}}\right)\left(V_{I O}-R^{-I^{-}}\right) \tag{305}
\end{equation*}
$$

where $\left(1+R_{F} / R_{N}\right)=11$, and $R^{-}=9.09 \mathrm{k} \Omega$.
Note the missing term because $R^{+}=0$.

- The term ( $V_{10}-R^{-} I^{\prime}$ ) takes its largest positive value for $V_{10}=+2 \mathrm{mV}$ and $I^{\prime}=0$ (we cannot reverse the op amp input current so the lowest possible value is zero):

Thus, from eq. (305):

$$
\begin{equation*}
V_{O E}=-(11)(2 \mathrm{mV}-0)=-22 \mathrm{mV} \tag{306}
\end{equation*}
$$

- The term $\left(V_{10}-R^{-} \digamma\right)$ takes its largest negative value for $V_{10}=-2 \mathrm{mV}$ and $\digamma^{\prime}=100 \mathrm{nA}+40 \mathrm{nA} / 2=120 \mathrm{nA}$.
Thus from eq. (305):

$$
\begin{equation*}
V_{O E}=-(11)[-2 \mathrm{mV}-(9.09 \mathrm{k} \Omega)(120 \mathrm{nA})]=+34 \mathrm{mV} \tag{37}
\end{equation*}
$$

- Thus we know $V_{O E}$ will lie between -22 mV and +34 mV .

Without additional knowledge, e.g., measurements on a particular chip, we can not determine error with any higher accuracy.

## Canceling the Effect of the Bias Currents:

Consider the complete dc error equation (301), repeated below:

$$
\begin{equation*}
V_{O E}=-\left(1+\frac{R_{F}}{R_{N}}\right)\left(V_{I O}+R^{+} I^{+}-R^{-I^{-}}\right) \tag{308}
\end{equation*}
$$

If we knew the exact values of $I^{+}$and $I$ we could choose the resistances $R^{+}$and $R^{-}$so that these terms canceled. However, we can't know these values in general.

## We do however know the value of input bias current, $I_{B}$.

Rewriting (308) to show the effect of the bias currents:

$$
\begin{align*}
V_{O E} & =-\left(1+\frac{R_{F}}{R_{N}}\right)\left[V_{I O}+R^{+}\left(I_{B}+\frac{I_{I O}}{2}\right)-R^{-}\left(I_{B}-\frac{I_{I O}}{2}\right)\right] \\
& =-\left(1+\frac{R_{F}}{R_{N}}\right)\left[V_{I O}+\left(R^{+}-R^{-}\right) I_{B}+\left(R^{+}+R^{-}\right) \frac{I_{10}}{2}\right] \tag{309}
\end{align*}
$$

Thus, we can eliminate the effect of $I_{B}$ if we select

$$
\begin{equation*}
R^{+}=R^{-}=R_{F} \| R_{N} \tag{310}
\end{equation*}
$$

This makes the average error due to currents be zero.

## Instrumentation Amplifier

## Introduction



Fig. 286. Difference amplifier.

Recall the basic op amp difference amplifier:

$$
\begin{equation*}
v_{O}=\frac{R_{2}}{R_{1}}\left(v_{1}-v_{2}\right) \tag{311}
\end{equation*}
$$

$$
\text { only if: } \frac{R_{4}}{R_{3}}=\frac{R_{2}}{R_{1}}
$$

To obtain high CMRR, $R_{4} / R_{3}$ and $R_{2} / R_{1}$ must be very closely matched. But this is impossible, in general, as we usually don't know the internal resistances of $v_{1}$ and $v_{2}$ with certainty or predictability.

The solution is an instrumentation-quality differential amplifier!!!


Fig. 287. Instrumentation amplifier.


Fig. 288. Instrumentation amplifier (Fig. 287
repeated).

## Simplified Analysis

The input op amps present infinite input impedance to the sources, thus the internal resistances of $v_{1}$ and $v_{2}$ are now negligible.

Because the op amps are ideal $v_{I D}$ appears across the series $R_{1}$ resistances. Current through these resistances is:

$$
\begin{equation*}
i_{R_{1}}=\frac{v_{I D}}{2 R_{1}} \tag{312}
\end{equation*}
$$

This current also flows through $R_{2}$. The voltage $v_{Y}$ is the sum of voltages across the $R_{1}$ and $R_{2}$ resistances, and the $2^{\text {nd }}$ stage is a difference amplifier with unity gain. Thus:

$$
\begin{equation*}
v_{O}=v_{Y}=\left(1+\frac{R_{2}}{R_{1}}\right)\left(v_{1}-v_{2}\right) \tag{313}
\end{equation*}
$$

Instrumentation amplifiers are available in integrated form, both with and without the $R_{1}$ resistances built-in.

## Noise

We can define "noise" in two different ways:

1. Any undesired component in the signal (e.g., radio-frequency interference, crosstalk, etc.)
2. Random inherent mechanisms.

## Johnson Noise

This is noise generated across a resistor's terminals due to random thermal motion of electrons.

Johnson noise is white noise, meaning it has a flat frequency spectrum - the same noise power in each Hz of bandwidth:

$$
\begin{equation*}
p_{n}=4 \mathrm{kTB} \tag{314}
\end{equation*}
$$

where, $\quad k=$ Boltzmann's constant $=1.38 \times 10^{-23} \mathrm{~J} / \mathrm{K}$,
$T=$ resistor temperature in kelvins
$B=$ measurement bandwidth in Hz .
The open-circuit $r m s$ noise voltage across a resistor $R$ is:

$$
\begin{equation*}
e_{r}=\sqrt{4 k T R B} \tag{315}
\end{equation*}
$$

From eq. (315), at $T_{\text {room }}=293 \mathrm{~K}$ :

$$
\begin{equation*}
\sqrt{4 k T R}=0.127 \sqrt{R} \frac{\mathrm{nV}}{\sqrt{\mathrm{~Hz}}} \tag{316}
\end{equation*}
$$

This means that, if we have a perfect, noiseless BPF with BW $=10 \mathrm{kHz}$, and $V_{\text {in }}$ is the noise voltage of a $10 \mathrm{k} \Omega$ resistance at $T_{\text {room }}$, we would measure an output voltage $V_{\text {out }}$ of $1.27 \mu \mathrm{~V}$ with an ideal (noiseless) true-rms voltmeter.

Johnson noise is random. The instantaneous amplitude is unpredictable and must be described probabilistically.

It follows a Gaussian distribution with a mean value of zero. This amplitude distribution has a flat spectrum with very "sharp" fluctuations.

Johnson Noise Model:
A voltage source $e_{r}$ in series with a resistance $R$.
The significance of Johnson noise is that it sets a lower bound on the noise voltage present in any amplifier, signal source, etc.

## Shot Noise

Shot noise arises because electric current flows in discrete charges, which results in statistical fluctuations in the current.

The $r m s$ fluctuation is a dc current $I_{D C}$ is given by:

$$
\begin{equation*}
I_{r}=\sqrt{2 q I_{D C} B} \tag{317}
\end{equation*}
$$

where, $\quad q=$ electron charge $=1.60 \times 10^{-19} \mathrm{C}$

$$
B=\text { measurement bandwidth in } \mathrm{Hz} \text {. }
$$

| Shot Noise, 10 kHz measurement bandwidth, from eq. (317) |  |  |
| :---: | :---: | :---: |
| $I_{D C}$ | $I_{r}$ | $\%$ fluctuation |
| 1 A | 57 nA | $0.0000057 \%$ |
| $1 \mu \mathrm{~A}$ | 57 pA | $0.0057 \%(-85 \mathrm{~dB})$ |
| 1 pA | 57 fA | $5.6 \%$ |

Eq. (317) assumes that the charge carriers act independently.
This is true for charge carriers crossing a barrier (e.g., a junction diode).

This is false for current in metallic conductor (e.g. a simple resistive circuit). For this latter case, actual noise is less than that given in eq. (317), i.e., the model gives a pessimistic estimate for design purposes.

## 1/f Noise (Flicker Noise)

This is additional, or excess, noise found in real devices, caused by various sources.

1/f noise is pink noise - it has a $1 / f$ spectrum, which means equal power per decade of bandwidth, rather than equal power per Hz.

As an example, let's look at $1 / \mathrm{f}$ noise in resistors:
Fluctuations in resistance result in an additional noise voltage which is proportional to the current flowing in the resistance.

The amount of additional noise depends on resistor construction.
The table below lists the excess noise for various resistor types.
The entries are given in rms voltage, per volt applied across the resistor, and measured over one decade of bandwidth:

| Carbon-composition | $0.10 \mu \mathrm{~V} / \mathrm{V}$ to $3 \mu \mathrm{~V} / \mathrm{V}$ |
| :---: | :---: |
| Carbon-film | $0.05 \mu \mathrm{~V} / \mathrm{V}$ to $0.3 \mu \mathrm{~V} / \mathrm{V}$ |
| Metal-film | $0.02 \mu \mathrm{~V} / \mathrm{V}$ to $0.2 \mu \mathrm{~V} / \mathrm{V}$ |
| Wire-wound | $0.01 \mu \mathrm{~V} / \mathrm{V}$ to $0.2 \mu \mathrm{~V} / \mathrm{V}$ |

Other mechanisms producing 1/f noise:

- Base current noise in transistors.
- Cathode current noise in vacuum tubes.
- Speed of ocean currents.
- Flow of sand in an hourglass.
- Yearly flow of the Nile (measured over past 2000 years).
- Loudness of a piece of classical music vs. time.


## Interference

In this case any interfering signal or unwanted "stray" pickup constitutes a form of noise.

The frequency spectrum and amplitude characteristics depend on type of interference:

Sharp spectrum, relatively constant amplitude:
60 Hz interference.
Radio and television stations.
Broad spectrum, probabilistic amplitude:
Automobile ignition noise.
Lightning.
Motors, switches, switching regulators, etc.
Some circuits, detectors, cables, etc., are microphonic:
Noise voltage or current is generated as a result of vibration.

## Amplifier Noise Performance

## Terms, Definitions, Conventions

Any noisy amplifier can be completely specified for noise in terms of two noise generators, $e_{n}$ and $i_{n}$ :


Fig. 289. Noise model of an amplifier.

## Amplifier Noise Voltage:

Amplifier noise voltage is more properly called the equivalent shortcircuit input rms noise voltage.
$e_{n}$ is the noise voltage that appears to be present at an amplifier input if the input terminals are shorted. It is equivalent to a noisy offset voltage, and is expressed in $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ at a specific frequency. It is measured by:

- shorting the amplifier input,
- measuring the rms noise output,
- dividing by amplifier gain (and further dividing by $\sqrt{B}$ ).
$e_{n}$ increases at lower frequencies, so it appears as $1 / f$ noise .


## Amplifier Noise Current:

Amplifier noise current is more properly called the equivalent opencircuit input rms noise current.
$i_{n}$ is the apparent noise current at an amplifier input. It is equivalent to a noisy bias current, and is expressed in $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ at a specific frequency.
It is measured by:

- shunting the amplifier input with a resistor,
- measuring the rms noise output,
dividing by amplifier gain (and further dividing by $\sqrt{B}$ ),
"subtracting" noise due to $e_{n}$ and the resistor (we discuss adding and subtracting noise voltages later).
$i_{n}$ increases at lower frequencies for op amps and BJTs - it increases at higher frequencies for FETs.

Signal-to-Noise Ratio:
Expressed in decibels, the default definition is a ratio of signal power to noise power (delivered to the same resistance, and measured with the same bandwidth and center frequency):

$$
\begin{equation*}
S N R=10 \log \left(\frac{P_{s i g}}{P_{n}}\right) \mathrm{dB} \tag{318}
\end{equation*}
$$

It can also be expressed as the ratio of $r m s$ voltages:

$$
\begin{equation*}
S N R=20 \log \left(\frac{v_{s i g}}{e_{n}}\right) \mathrm{dB} \tag{319}
\end{equation*}
$$

## Noise Figure:

This is a figure of merit for comparing amplifiers. It indicates how much noise an amplifier adds.

Defined simply:

$$
\begin{equation*}
N F=10 \log \left[\frac{\left(P_{\text {sig }} / P_{n}\right)_{\text {input }}}{\left(P_{\text {sig }} / P_{n}\right)_{\text {output }}}\right] \mathrm{dB} \tag{320}
\end{equation*}
$$

It can be written even more simply:

$$
\begin{equation*}
N F=S N R_{\text {input }}-S N R_{\text {output }} \tag{321}
\end{equation*}
$$

Note that $N F$ will always be greater than 0 dB for a real amplifier.
Noise Temperature:
An alternative figure of merit to noise figure, it gives the same information about an amplifier. The definition is illustrated below:


Fig. 290. Noisy amplifier with ideal input.


Fig. 291. Ideal amplifier with noisy input.

A real amplifier (Fig. 290) that produces $v_{n}$ at its output with a noiseless input, has the noise temperature $T_{n}$.
An ideal, noiseless amplifier (Fig. 291) with a source resistance at $T=T_{n}$ produces the same noise voltage at its output.

Converting NF tolfrom $T_{n}$ :

$$
\begin{equation*}
T_{n}=T\left(10^{N F / 10}-1\right) \Leftrightarrow N F=10 \log \left(\frac{T_{n}}{T}+1\right) \tag{322}
\end{equation*}
$$

where, $\quad N F$ is expressed in dB
$T$ is the ambient (room) temperature, usually 290 K
For good, low-noise amplifier performance:

$$
\mathrm{NF} \ll 3 \mathrm{~dB} \text { and/or } T_{n} \ll 290 \mathrm{~K}
$$

## Adding and Subtracting Uncorrelated Quantities

This applies to operations such as noise $\pm$ noise, or noise $\pm$ signal. Because noise is probabilistic, we don't know instantaneous amplitudes. As a result we can only add and subtract powers.

This means squared amplitudes add (rms amplitudes do not), e.g.:

$$
\begin{equation*}
v_{t o t a l}^{2}=v_{s i g}{ }^{2}+e_{n}^{2} \tag{323}
\end{equation*}
$$

## Amplifier Noise Calculations

## Introduction

Repeating our amplifier noise model:


Fig. 292. Noise model of an amplifier (Fig. 289 repeated).
We presume the input resistance of the noiseless amplifier is much larger than $R_{\text {sig }}$, and describe the following amplifier noise sources: $e_{r}$, the Johnson noise of $R_{s i g}$,
$e_{n}$,the amplifier noise source (amplifier noise referred to the input), $i_{n} R_{s i g}$, the noise voltage resulting from $i_{n}$ flowing through $R_{\text {sig }}$

The total input noise is (assuming they are uncorrelated):

$$
\begin{equation*}
e_{t}^{2}=e_{r}^{2}+e_{n}{ }^{2}+i_{n}^{2} R_{s i g}{ }^{2} \tag{324}
\end{equation*}
$$

For convenience, we define the last two terms of eq. (324) as the equivalent amplifier input noise, i.e., the amplifier noise contribution with a noise-free $R_{s i g}$ :

$$
\begin{equation*}
e_{e q}{ }^{2}=e_{n}{ }^{2}+i_{n}^{2} R_{s i g}{ }^{2} \tag{325}
\end{equation*}
$$

## Calculating Noise Figure

The noise figure of this amplifier may now be calculated. We use the definition of $N F$ as the ratio of powers, and let $G_{p}$ represent the amplifier power gain:

$$
\begin{align*}
N F & =10 \log \left[\frac{\left(P_{\text {sig }} / P_{n}\right)_{\text {input }}}{\left(P_{\text {sig }} / P_{n}\right)_{\text {output }}}\right]=10 \log \left(\frac{P_{\text {sig input }} \times P_{\text {noutput }}}{P_{\text {ninput }} \times P_{\text {sig output }}}\right) \\
& =10 \log \left[\frac{P_{\text {sig input }}\left(G_{p} e_{t}^{2}\right)}{e_{r}^{2}\left(P_{\text {sig input }} G_{p}\right)}\right]=10 \log \left(\frac{e_{t}^{2}}{e_{r}^{2}}\right)=10 \log \left(\frac{e_{r}{ }^{2}+e_{n}{ }^{2}+i_{n}{ }^{2} R_{\text {sig }}{ }^{2}}{e_{r}{ }^{2}}\right)(3  \tag{326}\\
& =10 \log \left(1+\frac{e_{n}{ }^{2}+i_{n}^{2} R_{\text {sig }}{ }^{2}}{e_{r}{ }^{2}}\right)=10 \log \left(1+\frac{e_{\text {eq }}{ }^{2}}{e_{r}^{2}}\right)
\end{align*}
$$

Observe that for small $R_{\text {sig }}$, amplifier noise voltage dominates, while for large $R_{\text {sig }}$, the amplifier noise current dominates.

FET amplifiers have nearly zero noise current, so they have a clear advantage !!!

Remember, NF data must include values of $R_{s i g}$ and frequency to have significance.

## Typical Manufacturer's Noise Data

## Introduction

Manufacturers present noise data in various ways. Here is some typical data for Motorola's 2N5210 npn BJT:


Fig. 293. 2N5210 noise voltage vs. frequency, for various quiescent collector


Fig. 294. 2N5210 noise current vs. frequency, for variousquiescent collector currents.


Fig. 295. 2N5210 total noise voltage at 100 Hz vs. source resistance, for various quiescent collector currents

The $e_{n}, i_{n}$ data of Figs. 293 and 294 can be used to construct Fig. 295, a plot of total noise voltage, $e_{t}$, for various values of $R_{\text {sig }}$. We simply follow eq. (324), repeated here:

$$
\begin{equation*}
e_{t}^{2}=e_{r}^{2}+e_{n}^{2}+i_{n}^{2} R_{s i g}{ }^{2} \tag{327}
\end{equation*}
$$

## Example \#1

Calculate the total equivalent input noise per unit bandwidth, for a 2N5210 operating at 100 Hz with a source resistance of $1 \mathrm{k} \Omega$, and a collector bias current of 1 mA :

1. $e_{r} \approx 4.02 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from eq. (316).
2. $e_{n} \approx 4.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}\left(\mathrm{f}=100 \mathrm{~Hz}, I_{C}=1 \mathrm{~mA}\right)$ from Fig. 293 .
3. $i_{n} \approx 3.5 \mathrm{pA} / \sqrt{\mathrm{Hz}}\left(f=100 \mathrm{~Hz}, I_{C}=1 \mathrm{~mA}\right)$ from Fig. 294.

Evaluating eq. (327) - remembering to square the terms on the right-hand side, and take the square root of the resulting sum gives :

$$
\begin{equation*}
e_{t}=6.97 \mathrm{nV} / \sqrt{\mathrm{Hz}} \tag{328}
\end{equation*}
$$

This compares favorably (within graphical error) with a value slightly greater than $7 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ obtained from Fig. 295.

Of course, it would take many calculations of this type to produce the curves of Fig. 295.

## Example \#2

Determine the narrow bandwidth noise figure for the amplifier of example \#1 ( $f=100 \mathrm{~Hz}, I_{C Q}=1 \mathrm{~mA}, R_{s i g}=1 \mathrm{k} \Omega$ ).

1. From eq. (326), repeated here

$$
\begin{equation*}
N F=10 \log \left(1+\frac{e_{n}{ }^{2}+i_{n}{ }^{2} R_{s i g}{ }^{2}}{e_{r}{ }^{2}}\right) \tag{329}
\end{equation*}
$$

with the values of $e_{n}, i_{n}$, and $e_{r}$ from example \#1, we calculate:

$$
\begin{equation*}
N F=10 \log \left(1+\frac{(5.70)^{2}}{(4.02)^{2}}\right)=10 \log (3.01)=4.79 \mathrm{~dB} \tag{330}
\end{equation*}
$$

which compares favorably to the value of approx. 5 dB obtained from the manufacturer's data shown below:


Fig. 296. 2N5210 100-Hz noise figure vs. source resistance, at various quiescent collector currents.

## Noise - References and Credits

References for this section on noise are:

1. Noise Specs Confusing?, Application Note 104, National Semiconductor Corp., May 1974.

This is an excellent introduction to noise. I highly recommend that you get a copy. It is available on National's website at http://www.national.com
2. The Art of Electronics, $2^{\text {nd }}$ ed., Paul Horowitz and Winfield Hill, Cambridge University Press, New York, 1989.

This text has a good treatment of noise, and makes a good general electronics reference. Check it out at http://www.artofelectronics.com
3. The 2N5210 data sheets, of which Figs. 293-296 are a part, are available from Motorola, Inc., at http://www.motorola.com

## Introduction to Logic Gates

## The Inverter

We will limit our exploration to the logic inverter, the simplest of logic gates. A logic inverter is essentially just an inverting amplifier, operated at its saturation levels:


Fig. 297. Logic inverter. DC supply connections are not normally shown.


Fig. 298. Ideal and actual inverter transfer functions.

The Ideal Case
$V_{1}$ is either $V_{D C}$ (logic 1) or zero (logic 0 ).
$V_{O}$ is either zero $(\operatorname{logic} 0)$ or $V_{D C}(\operatorname{logic} 1)$.

## The Actual Case

We don't know the exact transfer function of any individual logic inverter.

Manufacturer's specifications give us a clue about the "range" of permitted input and output levels.

## Manufacturer's Voltage Specifications

- $\quad V_{I H}=$ lowest $V_{l}$ guaranteed to be "seen" as "high" (logic 1).
- $\quad V_{I L}=$ highest $V_{l}$ guaranteed to be "seen" as "low" (logic 0 ).

And with $V_{1}$ meeting the above specifications:

- $\quad V_{O H}=$ lowest "high" (logic 1) output voltage.
- $V_{O L}=$ highest "low" (logic 0 ) output voltage.


## Noise Margin

Noise margin is the maximum noise amplitude that can be added to the input voltage, without causing an error in the output logic level. It is the smaller of:

$$
\begin{equation*}
N M_{H}=V_{O H}-V_{I H} \quad \text { and } \quad N M_{L}=V_{I L}-V_{O L} \tag{331}
\end{equation*}
$$



Fig. 300. Mfr's voltage specs illustrated with example transfer functions.


Fig. 299. Mfr's voltage specs illustrated on a number line.

## Manufacturer's Current Specifications



Note that the reference direction for both input and output currents is into the chip.
Fig. 301. Reference directions for mfr's current specifications.

- $I_{\mathrm{OH}}=$ highest current that output can source with $V_{\mathrm{O}} \geq V_{\mathrm{OH}}$.
- $I_{O L}=$ highest current that output can sink with $V_{O} \leq V_{O L}$.
- $I_{I H}=$ highest possible input current with $V_{I} \geq V_{I H}$.
- $I_{I L}=$ highest possible input current with $V_{I} \leq V_{I L}$.


## Fan-Out

Fan-out is defined as the maximum number of gates that can be driven without violating the voltage specifications. It must be an integer, of course; it is the smaller of:


$$
\begin{equation*}
F O_{H}=\operatorname{int}\left(\left|\frac{I_{\mathrm{OH}}}{I_{H}}\right|\right) \tag{332}
\end{equation*}
$$

and

$$
\begin{equation*}
F O_{L}=\operatorname{int}\left(\left|\frac{I_{O L}}{I_{I L}}\right|\right) \tag{333}
\end{equation*}
$$

Fig. 302. Fan-out illustrated.

## Power Consumption

## Static Power Consumption:

The static power is the power required to run the chip when the output isn't changing.

It may be different when the output is high may be different than when the output is low. Thus, we normally assume that it is merely the average of the two.

## Dynamic Power Consumption:

Because load capacitance is always present, additional power is required when the output is changing states.

To understand this, consider the following logic gate model, and presume the switch begins in the low position.

When the switch goes high, $C_{\text {LOAD }}$ charges from $V_{O L}(\approx 0)$ to $V_{O H}\left(\approx V_{D C}\right)$.


At the end of this charging cycle, the charge stored in $C_{\text {LOAD }}$ is:

$$
\begin{equation*}
Q=C_{L O A D} V_{D C} \tag{334}
\end{equation*}
$$

And the energy required of $V_{D C}$ to deliver this charge is:

$$
\begin{equation*}
E=Q V_{D C}=C_{L O A D} V_{D C}^{2} \tag{335}
\end{equation*}
$$

Fig. 303. Simple model of logic gate output.


Fig. 304. Logic gate model (Fig. 303 repeated).

Of the energy required of $V_{D C}$, half is stored in the capacitor:

$$
\begin{equation*}
E_{C}=\frac{1}{2} C_{L O A D} V_{D C}{ }^{2} \tag{336}
\end{equation*}
$$

The remaining half of the energy required of $V_{D C}$ has been dissipated as heat in $R_{\text {HIGH }}$.

Now the switch changes state, i.e., goes low. $C_{\text {LOAD }}$ discharges toward $V_{O L}(\approx 0)$, and the energy stored in $C_{\text {LOAD }}$ is dissipated in $R_{\text {Low }}$.

Finally, suppose $V_{0}$ is continually changing states, with a frequency $f$ (i.e., with period $T$ ). The energy dissipated in the gate per period is:

$$
\begin{equation*}
\frac{C_{L O A D} V_{D C}{ }^{2}}{T}=C_{L O A D} V_{D C}{ }^{2} f \tag{337}
\end{equation*}
$$

But energy per unit time is power, i.e., the dynamic power dissipation:

$$
\begin{equation*}
P_{\text {dynamic }}=C_{L O A D} V_{D C}{ }^{2} f \tag{338}
\end{equation*}
$$

## Rise Time, Fall Time, and Propagation Delay

We use the following definitions to describe logic waveforms:
$t_{r}$, rise time - time interval for a waveform to rise from $10 \%$ to $90 \%$ of its total change
$t_{f}$, fall time - time interval for a waveform to fall from $90 \%$ to $10 \%$ of its total change
$t_{\text {PHL }}$ and $t_{\text {PLH }}$, propagation delay -
time interval from the $50 \%$ level of the input waveform to $50 \%$ level of the output
$t_{P D}$, average propagation delay -
simply, the average of $t_{\text {PHL }}$ and $t_{\text {PLH }}$


Fig. 305. Generic examples of rise time, fall time, and propagation delay.

## Speed-Power Product

The speed-power product provides a "figure of merit" of a logic family.

It is defined as the product of propagation delay (speed) and static power dissipation (power) per gate

Note this product has units of energy.
Currently, the speed-power product of logic families range from approximately from 5 pJ to 50 pJ

TTL Logic Families \& Characteristics

| hex inverter $\Rightarrow$ |  | 7404 | 74S04 | 74LS04 | 74AS04 | 74ALS04 | 74F04 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 㕆 |  |  |  |  |  | $\Perp \underset{\underset{4}{\sim}}{\substack{4}}$ |
| $t_{P D}$ | ns | 10 | 3 | 10 | 2 | 4 | 3 |
| $P_{\text {static }}$ | mW | 10 | 19 | 2 | 7 | 1 | 4 |
| $I_{\text {OH }}$ | $\mu \mathrm{A}$ | -400 | -1000 | -400 | -2000 | -400 | -1000 |
| $I_{\text {OL }}$ | mA | 16 | 20 | 8 | 20 | 8 | 20 |
| $I_{H}$ | $\mu \mathrm{A}$ | 40 | 50 | 20 | 20 | 20 | 20 |
| $I_{\text {LL }}$ | mA | -1.6 | -2.0 | -0.4 | -0.5 | -0.1 | -0.6 |
| $V_{\text {OH }}$ | V | 2.4 | 2.7 | 2.7 | 3.0 | 3.0 | 2.7 |
| $V_{\text {OL }}$ | V | 0.4 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 |
| $V_{I H}$ | V |  |  | $\checkmark$ for al | TL fam |  |  |
| $V_{\text {IL }}$ | V |  |  | $\checkmark$ for al | TL fam |  |  |

. . . table compiled by Prof. D.B. Brumm

## CMOS Logic Families \＆Characteristics

These are typical examples of the guaranteed values for $V_{D C}=5 \mathrm{~V}$ ， and are specifications for driving auxiliary loads，not other gates alone．．

Output current ratings depend upon the specific gate type，esp．in the 4000 series．

Ratings for $I_{\mathrm{OH}}$ and $I_{O L}$ are given for the specific $V_{O H}$ and $V_{O L}$ ．

|  | 彦 | O | U | $\stackrel{N}{\text { T }}$ | 「 | O | 「 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{P D}$ | ns | 80 | 90 | 9 | 10 | 5 | 5 |
| $P_{\text {static }}$ | $<1 \mu \mathrm{~W}$ for all versions |  |  |  |  |  |  |
| $I_{\text {OH }}$ | mA | －1．0 | －0．36 | －4．0 | －4．0 | －24 | －24 |
| $I_{O L}$ | mA | 2.4 | 0.36 | 4.0 | 4.0 | 24 | 24 |
| $I_{\text {H }}$ | $\mu \mathrm{A}$ | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 |
| $I_{1 L}$ | mA | －1．0 | －1．0 | －1．0 | －1．0 | －1．0 | －1．0 |
| $V_{\text {OH }}$ | V | 2.5 | 2.4 | 3.5 | 3.5 | 3.7 | 3.7 |
| $V_{\text {OL }}$ | V | 0.4 | 0.4 | 0.4 | 0.4 | 0.4 | 0.4 |
| $V_{1 H}$ | V | 3.5 | 3.5 | 3.5 | 2.0 | 3.5 | 2.0 |
| $V_{\text {IL }}$ | V | 1.5 | 1.5 | 1.0 | 0.8 | 1.5 | 0.8 |
| $V_{D C}$ | V | 3－15 | 3－15 | 2－6 | $5 \pm 0.5$ | 2－6 | $5 \pm 0.5$ |

．．．table compiled by Prof．D．B．Brumm

## MOSFET Logic Inverters

## NMOS Inverter with Resistive Pull-Up

As Fig. 306 shows, this is the most basic of inverter circuits.

## Circuit Operation:

The term NMOS implies an n-channel enhancement MOSFET. Using a graphical analysis technique, we can plot the load line on the output characteristics, shown below.

When the FET is operating in its triode region, it pulls the output voltage low, i.e., toward zero. When the FET is in cutoff, the drain resistance pulls the output voltage up, i.e., toward $V_{C C}$, which is why it is called a pull-up resistor.

Because $V_{G S}=V_{1}$ and $V_{D S}=V_{0}$, we can use Fig. 307 to plot the transfer function of this inverter.


Fig. 306. NMOS inverter with resistive pull-up for the load.


Fig. 307. Ideal FET output characteristics, and load line for

$$
V_{D D}=10 \mathrm{~V} \text { and } R_{\text {pull-up }}=10 \mathrm{k} \Omega
$$



Fig. 308. Inverter transfer function.

## Drawbacks:

1. A large $R$ results in reduced $V_{O}$ for anything but the largest loads, and slows output changes for capacitive loads.
2. A small $R$ results in excessive current, and power dissipation, when the output is low.

The solution to both of these problems is to replace the pull-up resistor with an active pull-up.

## CMOS Inverter



Fig. 309. CMOS inverter.

## Circuit Operation:

The CMOS inverter uses an active pull-up, a PMOS FET in place of the resistor.
The PMOS and NMOS devices are complementary MOSFETs, which gives rise to the name CMOS.
In the previous example, the resistor places a load line on the NMOS output characteristic.

Here, the PMOS FET places a load curve on the output characteristic. The load curve changes as V, changes !!!

The NMOS output curves are the usual fare, and are shown in the figure below:


Fig. 310. Ideal NMOS output characteristics.


Fig. 311. Ideal PMOS output characteristics.

The PMOS output curves, above, are typical also, but on the input side of the PMOS FET:

$$
\begin{equation*}
v_{S G P}=V_{D D}-v_{G S N} \tag{339}
\end{equation*}
$$

This means we can re-label the PMOS curves in terms of $v_{\text {GSN }}$.
And, on the output side of the PMOS FET:

$$
\begin{equation*}
v_{S D P}=V_{D D}-v_{D S N} \tag{340}
\end{equation*}
$$

This means we can "rotate and shift" the curves to display them in terms of $v_{D S N}$. This is done on the following page.


Fig. 312. PMOS "load curves" for $V_{D D}=10 \mathrm{~V}$.

The curves above are the same PMOS output characteristics of Fig. 233, but they've been:

1. Re-labeled in terms of $v_{G S N}$.
2. Rotated about the origin and shifted to the right by 10 V (i.e., displayed on the $v_{D S N}$ axis).

We can now proceed with a graphical analysis to develop the transfer characteristic. We do so in the following manner:

1. We plot the NMOS output characteristics of Fig. 310, and the PMOS load curves of Fig. 312, on the same set of axes.
2. We choose the single correct output characteristic and the single correct load curve for each of several values of $v_{l}$.
3. We determine the output voltage from the intersection of the output characteristic and the load curve, for each value of $v_{l}$ chosen in the previous step.
4. We plot the $v_{0} v s . v$, transfer function using the output voltages determined in step 3.

The figure below shows the NMOS output characteristics and the PMOS load curves plotted on the same set of axes:


Fig. 313. NMOS output characteristics (in blue) and PMOS load curves (in green) plotted on same set of axes.

Note from Fig. 313 That for $V_{I}=V_{\text {GSN }} \leq 2 \mathrm{~V}$ the NMOS FET (blue curves) is in cutoff, so the intersection of the appropriate NMOS and PMOS curves is at $V_{O}=V_{D S N}=10 \mathrm{~V}$.

As $V_{1}$ increases above 2 V , we select the appropriate NMOS and PMOS curve, as shown in the figures below.


Fig. 314. Appropriate NMOS and PMOS curves for $v_{l}=3 \mathrm{~V}$.


Fig. 315. Appropriate NMOS and PMOS curves for $v_{l}=4 \mathrm{~V}$.

Because the ideal characteristics shown in these figures are horizontal, the intersection of the two curves for $V_{I}=V_{G S N}=5 \mathrm{~V}$ appears ambiguous, as can be seen below.

However, real MOSFETs have finite drain resistance, thus the curves will have an upward slope. Because the NMOS and PMOS devices are complementary, their curves are symmetrical, and the true intersection is precisely in the middle:


Fig. 316. Appropriate NMOS and PMOS curves for $v_{l}=5 \mathrm{~V}$.


Fig. 317. Appropriate NMOS and PMOS curves for $v_{l}=6 \mathrm{~V}$.


Fig. 318. Appropriate NMOS and PMOS curves for $v_{l}=7 \mathrm{~V}$.
For $V_{1}=V_{G S N} \geq 8 \mathrm{~V}$, the PMOS FET (green curves) is in cutoff, so the intersection is at $V_{O}=V_{D S N}=0 \mathrm{~V}$.
Collecting "all" the intersection points from Figs. 314-318 (and the ones for other values of $v$, that aren't shown here) allows us to plot the CMOS inverter transfer function:


Fig. 319. CMOS inverter transfer function. Note the similarity to the ideal transfer function of Fig. 298.

## Differential Amplifier

We first need to remind ourselves of a fundamental way of representing any two signal sources by their differential and common-mode components. This material is repeated from pp. 2728:

## Modeling Differential and Common-Mode Signals



Fig. 320. Representing two sources by their differential and common-mode components (Fig. 41 repeated).

As shown above, any two signals can be modeled by a differential component, $v_{I D}$, and a common-mode component, $v_{I C M}$, if:

$$
\begin{equation*}
v_{11}=v_{I C M}+\frac{v_{I D}}{2} \quad \text { and } \quad v_{I 2}=v_{I C M}-\frac{v_{I D}}{2} \tag{341}
\end{equation*}
$$

Solving these simultaneous equations for $v_{I D}$ and $v_{I C M}$ :

$$
\begin{equation*}
v_{1 D}=v_{11}-v_{12} \quad \text { and } \quad v_{I C M}=\frac{v_{11}+v_{12}}{2} \tag{342}
\end{equation*}
$$

Note that the differential voltage $v_{I D}$ is the difference between the signals $v_{11}$ and $v_{12}$, while the common-mode voltage $v_{1 C M}$ is the average of the two (a measure of how they are similar).

## Basic Differential Amplifier Circuit



Fig. 321. Differential amplifier.


Fig. 322. Differential amplifier with only a common-mode input.

The basic diff amp circuit consists of two emitter-coupled transistors.

We can describe the total instantaneous output voltages:

$$
\begin{align*}
& v_{O 1}=V_{C C}-R_{C} i_{C 1} \\
& v_{O 2}=V_{C C}-R_{C} i_{C 2} \tag{343}
\end{align*}
$$

And the total instantaneous differential output voltage:

$$
\begin{align*}
& v_{O D}=v_{O 1}-v_{O 2} \\
& =R_{C}\left(i_{C 2}-i_{C 1}\right) \tag{344}
\end{align*}
$$

Case \#1 - Common-Mode Input:
We let $v_{I 1}=v_{I 2}=v_{I C M}$, i.e., $v_{I D}=0$.
From circuit symmetry, we can write:

$$
\begin{align*}
& i_{E 1}=i_{E 2}=\frac{l_{B I A S}}{2}  \tag{345}\\
& i_{C 1}=i_{C 2}=\frac{\alpha l_{B I A S}}{2} \tag{346}
\end{align*}
$$

and

$$
\begin{equation*}
v_{O D}=0 \tag{347}
\end{equation*}
$$



Fig. 323. Differential amplifier with +2 V differential input.


Fig. 324. Differential amplifier with -2 V differential input.

Case \#2A - Differential Input:
Now we let $v_{I D}=2 \mathrm{~V}$ and $v_{I C M}=0$. Note that $Q_{1}$ is active, but $Q_{2}$ is cutoff. Thus we have:

$$
\begin{gather*}
i_{C 2}=0  \tag{348}\\
v_{O 2}=V_{C C}  \tag{349}\\
i_{C 1}=\alpha i_{E 1}=\alpha l_{B A S}  \tag{350}\\
v_{O 1}=V_{C C}-\alpha R_{C} I_{B A A}  \tag{351}\\
v_{O D}=-\alpha R_{C} I_{B I A S} \tag{352}
\end{gather*}
$$

Case \#2B - Differential Input:
This is a mirror image of Case \#2A. We have $v_{I D}=-2 \mathrm{~V}$ and $v_{I C M}=0$.

Now $Q_{2}$ is active and $Q_{1}$ cutoff:

$$
\begin{gather*}
i_{C 1}=0  \tag{353}\\
v_{O 1}=V_{C C}  \tag{354}\\
i_{C 2}=\alpha i_{E 2}=\alpha l_{B A A S}  \tag{355}\\
v_{O 2}=V_{C C}-\alpha R_{C} l_{B A A S}  \tag{356}\\
v_{O D}=\alpha R_{C} I_{B I A S} \tag{357}
\end{gather*}
$$

These cases show that a common-mode input is ignored, and that a differential input steers $I_{\text {BIAS }}$ from one side to the other, which reverses the polarity of the differential output voltage!!!

We show this more formally in the following sections.

## Large-Signal Analysis of Differential Amplifier



Fig. 325. Differential amplifier circuit (Fig. 321 repeated).

We begin by assuming identical devices in the active region, and use the forwardbias approximation to the Shockley equation:

$$
\begin{align*}
& i_{C 1}=I_{S} \exp \left(\frac{V_{B E 1}}{V_{T}}\right)  \tag{358}\\
& i_{C 2}=I_{S} \exp \left(\frac{v_{B E 2}}{V_{T}}\right) \tag{359}
\end{align*}
$$

Dividing eq. (358) by eq. (359):

$$
\begin{equation*}
\frac{i_{C 1}}{i_{C 2}}=\exp \left(\frac{v_{B E 1}-v_{B E 2}}{V_{T}}\right)=\exp \left(\frac{v_{I D}}{V_{T}}\right) \tag{360}
\end{equation*}
$$

From eq. (360) we can write:

$$
\begin{equation*}
\frac{i_{C 1}}{i_{C 2}}+1=1+\exp \left(\frac{v_{I D}}{V_{T}}\right) \tag{361}
\end{equation*}
$$

And we can also write:

$$
\begin{equation*}
\frac{i_{C 1}}{i_{C 2}}+1=\frac{i_{C 1}+i_{C 2}}{i_{C 2}}=\frac{\alpha l_{B I A S}}{i_{C 2}} \tag{362}
\end{equation*}
$$

Equating (361) and (362) and solving for $i_{\mathrm{C} 2}$ :

$$
\begin{equation*}
i_{C 2}=\frac{\alpha l_{B I A S}}{1+\exp \left(\frac{v_{I D}}{V_{T}}\right)} \tag{363}
\end{equation*}
$$

To find a similar expression for $i_{\text {c1 }}$ we would begin by dividing eqn. (359) by (358) . . . the result is:

$$
\begin{equation*}
i_{C 1}=\frac{\alpha I_{B I A S}}{1+\exp \left(-\frac{v_{I D}}{V_{T}}\right)} \tag{364}
\end{equation*}
$$

The current-steering effect of varying $v_{I D}$ is shown by plotting eqs. (363) and (364):


Fig. 326. Normalized collector currents vs.
normalized differential input voltage, for a differential amplifier.

Note that $I_{\text {BIAS }}$ is steered from one side to the other . . as $v_{\text {id }}$ changes from approximately $-4 V_{T}(-100 \mathrm{mV})$ to $+4 V_{T}(+100 \mathrm{mV})!!!$

Using (363) and (364), and recalling that $v_{O D}=R_{C}\left(i_{C 2}-i_{C 1}\right)$ :

$$
\begin{gather*}
i_{C 2}=\left[\frac{\alpha I_{B I A S}}{1+\exp \left(\frac{v_{I D}}{V_{T}}\right)}\right]\left[\frac{\exp \left(-\frac{v_{I D}}{2 V_{T}}\right)}{\exp \left(-\frac{v_{I D}}{2 V_{T}}\right)}\right]=\frac{\alpha I_{B I A S} \exp \left(-\frac{v_{I D}}{2 V_{T}}\right)}{\exp \left(\frac{v_{I D}}{2 V_{T}}\right)+\exp \left(-\frac{v_{I D}}{2 V_{T}}\right)}  \tag{365}\\
\left.i_{C 1}=\left[\frac{\alpha I_{B I A S}}{1+\exp \left(-\frac{v_{I D}}{V_{T}}\right)}\right] \frac{\exp \left(\frac{v_{I D}}{2 V_{T}}\right)}{\exp \left(\frac{v_{I D}}{2 V_{T}}\right)}\right]=\frac{\alpha I_{B I A S} \exp \left(\frac{v_{I D}}{2 V_{T}}\right)}{\exp \left(\frac{v_{I D}}{2 V_{T}}\right)+\exp \left(-\frac{v_{I D}}{2 V_{T}}\right)}  \tag{366}\\
v_{O D}=-\alpha I_{B I A S} R_{C} \frac{\exp \left(\frac{V_{I D}}{2 V_{T}}\right)-\exp \left(-\frac{v_{I D}}{2 V_{T}}\right)}{\exp \left(\frac{v_{I D}}{2 V_{T}}\right)+\exp \left(-\frac{v_{I D}}{2 V_{T}}\right)}  \tag{367}\\
v_{O D}=-\alpha I_{B I A S} R_{C} \tanh \left(\frac{v_{I D}}{2 V_{T}}\right) \tag{368}
\end{gather*}
$$

Thus we see that differential input voltage and differential output voltage are related by a hyperbolic tangent function!!!

A normalized version of the hyperbolic tangent transfer function is plotted below:


Fig. 327. Normalized differential output voltage vs. normalized differential input voltage, for a differential amplifier.

This transfer function is linear only for $\left|v_{I D} / V_{T}\right|$ much less than 1 , i.e., for $\left|v_{\text {ID }}\right|$ much less than 25 mV !!!

We usually say the transfer function is acceptably linear for a $\left|v_{I D}\right|$ of 15 mV or less.

If we can agree that, for a differential amplifier, a small input signal is less than about 15 mV , we can perform a small-signal analysis of this circuit !!!

## Small-Signal Analysis of Differential Amplifier

## Differential Input Only



Fig. 328. Differential amplifier (Fig. 321 repeated).

We presume the input to the differential amplifier is limited to a purely differential signal.

This means that $v_{I C M}$ can be any value.

We further presume that the differential input signal is small as defined in the previous section.

Thus we can construct the smallsignal equivalent circuit using exactly the same techniques that we studied previously:


Fig. 329. Small-signal equivalent with a differential input. $R_{E B}$ is the equivalent ac resistance of the bias current source.


Fig. 330. Diff. amp. small-signal equivalent (Fig. 329 repeated).

We begin with a KVL equation around left-hand base-emitter loop:

$$
\begin{equation*}
\frac{v_{i d}}{2}=i_{b 1} r_{\pi}+(\beta+1)\left(i_{b 1}+i_{b 2}\right) R_{E B} \tag{369}
\end{equation*}
$$

and collect terms:

$$
\begin{equation*}
\frac{v_{i d}}{2}=i_{b 1}\left[r_{\pi}+(\beta+1) R_{E B}\right]+i_{b 2}\left[(\beta+1) R_{E B}\right] \tag{370}
\end{equation*}
$$

We also write a KVL equation around right-hand base-emitter loop:

$$
\begin{equation*}
-\frac{v_{i d}}{2}=i_{b 2} r_{\pi}+(\beta+1)\left(i_{b 1}+i_{b 2}\right) R_{E B} \tag{371}
\end{equation*}
$$

and collect terms:

$$
\begin{equation*}
-\frac{v_{i d}}{2}=i_{b 2}\left[r_{\pi}+(\beta+1) R_{E B}\right]+i_{b 1}\left[(\beta+1) R_{E B}\right] \tag{372}
\end{equation*}
$$



Fig. 331. Diff. amp. small-signal equivalent (Fig. 329 repeated).

Adding (370) and (372):

$$
\begin{equation*}
0=\left(i_{b 1}+i_{b 2}\right)\left[r_{\pi}+2(\beta+1) R_{E B}\right] \tag{373}
\end{equation*}
$$

Because neither resistance is zero or negative, it follows that

$$
\begin{equation*}
\left(i_{b 1}+i_{b 2}\right)=0 \tag{374}
\end{equation*}
$$

and, because $v_{X}=\left(i_{b 1}+i_{b 2}\right) R_{E B}$, the voltage $v_{X}$ must be zero, i.e., point $X$ is at signal ground for all values of $R_{E B}$ !!!

The junction between the collector resistors is also at signal ground, so the left half-circuit and the right half-circuit are independent of each other, and can be analyzed separately !!!

## Analysis of Differential Half-Circuit



Fig. 332. Left half-circuit of differential amplifier with a differential input.

The circuit at left is just the smallsignal equivalent of a common emitter amplifier, so we may write the gain equation directly:

$$
\begin{equation*}
\frac{v_{o 1}}{v_{i n}}=\frac{v_{o 1}}{v_{i d} / 2}=\frac{-\beta R_{C}}{2 r_{\pi}} \tag{375}
\end{equation*}
$$

For $v_{01} / v_{i d}$ we must multiply the denominator of eq. (375) by two:

$$
\begin{equation*}
A_{v d s 1}=\frac{v_{o 1}}{v_{i d}}=\frac{-\beta R_{C}}{2 r_{\pi}} \tag{376}
\end{equation*}
$$

In the notation $A_{v d s}$ the subscripts mean:
$v$, voltage gain $d$, differential input $s$, single-ended output
The right half-circuit is identical to Fig. 332, but has an input of $-v_{i d} / 2$, so we may write:

$$
\begin{equation*}
A_{v d s 2}=\frac{v_{o 2}}{v_{i d}}=\frac{\beta R_{C}}{2 r_{\pi}} \tag{377}
\end{equation*}
$$

Finally, because $v_{o d}=v_{01}-v_{o 2}$, we have the result:

$$
\begin{equation*}
A_{v d b}=\frac{v_{o d}}{v_{i d}}=\frac{-\beta R_{C}}{r_{\pi}} \tag{378}
\end{equation*}
$$

where the subscript $b$ refers to a balanced output.
Thus, we can refer to differential gain for either a single-ended output or a differential output.


Fig. 333. Diff. amp. small-signal equivalent (Fig. 329 repeated).

Remember our hyperbolic tangent transfer function? Eq. (378) is just the slope of that function, evaluated at $v_{I D}=0!!!$ Other parameters of interest . . .

## Differential Input Resistance

This is the small-signal resistance seen by the differential source:

$$
\begin{equation*}
\frac{v_{i d} / 2}{i_{b 1}}=r_{\pi} \quad \Rightarrow \quad \frac{v_{i d}}{i_{b 1}}=R_{i d}=2 r_{\pi} \tag{379}
\end{equation*}
$$

## Differential Output Resistance

This is the small-signal resistance seen by the load, which can be single-ended or balanced. We can determine this by inspection:

$$
\begin{equation*}
R_{o s}=R_{C} \quad \text { and } \quad R_{o d}=2 R_{C} \tag{380}
\end{equation*}
$$

## Common-Mode Input Only



Fig. 334. Differential amplifier (Fig. 321 repeated).

We now restrict the input to a common-mode voltage only.

This is, we let $v_{I D}=0$.
We again construct the small-signal circuit using the techniques we studied previously.

As a bit of a trick, we represent the equivalent ac resistance of the bias current source as two resistors in series:


Fig. 335. Small-signal equivalent with a common-mode input. The resistance of the bias current source is represented by

$$
2 R_{E B} \| 2 R_{E B}=R_{E B} .
$$



Fig. 336. Small-signal equivalent with a common-mode input. Note the current $i_{x}$.

The voltage across each $2 R_{\text {EB }}$ resistor is identical because the resistors are connected across the same nodes.

Therefore, the current $i_{x}$ is zero and we can remove the connection between the resistors !!!

This "decouples" the left half-circuit from the right half-circuit at the emitters.

At the top of the circuit, the small-signal ground also decouples the left half-circuit from the right half-circuit.

Again we need only analyze one-half of the circuit !!!

## Analysis of Common-Mode Half-Circuit



Fig. 337. Either half-circuit of diff. amp. with a common-mode input.

Again, the circuit at left is just the small-signal equivalent of a common emitter amplifier (this time with an emitter resistor), so we may write the gain equation:

$$
\begin{equation*}
\frac{v_{o 1}}{v_{i c m}}=\frac{v_{o 2}}{v_{i c m}}=\frac{-\beta R_{C}}{r_{\pi}+(\beta+1) 2 R_{E B}} \tag{381}
\end{equation*}
$$

Eq. (381) gives $A_{\text {vcs }}$, the commonmode gain for a single-ended output.

Because $v_{01}=v_{o 2}$, the output for a balanced load will be zero:

$$
\begin{equation*}
A_{v c d}=0 \tag{382}
\end{equation*}
$$

Common-mode input resistance:
Because the same $v_{\text {icm }}$ source is connected to both bases:

$$
\begin{equation*}
R_{i c m}=\frac{v_{i c m}}{i_{b 1}+i_{b 2}}=\frac{v_{i c m}}{2 i_{b 1}}=\frac{1}{2}\left[r_{\pi}+(\beta+1) 2 R_{E B}\right] \tag{383}
\end{equation*}
$$

Common-mode output resistance:
Because we set independent sources to zero when determining $R_{0}$, we obtain the same expressions as before:

$$
\begin{equation*}
R_{o s}=R_{C} \quad \text { and } \quad R_{o d}=2 R_{C} \tag{384}
\end{equation*}
$$

## Common-Mode Rejection Ratio

CMRR is a measure of how well a differential amplifier can amplify a differential input signal while rejecting a common-mode signal.

For a single-ended load:

$$
\begin{equation*}
C M R R=\frac{A_{v d s}}{A_{v c s}}=\frac{r_{\pi}+(\beta+1) 2 R_{E B}}{2 r_{\pi}} \approx \frac{\beta R_{E B}}{r_{\pi}} \tag{385}
\end{equation*}
$$

For a differential load CMRR is theoretically infinite because $A_{v c d}$ is theoretically zero. In a real circuit, CMRR will be much greater than that given above.

To keep these two CMRRs in mind it may help to remember the following:

- $A_{v c s}=0$ if the bias current source is ideal (for which $R_{E B}=\infty$ ).
- $A_{\text {vcd }}=0$ if the circuit is symmetrical (identical left- and righthalves).

CMRR is almost always expressed in dB :

$$
\begin{equation*}
C M R R_{d B}=20 \log C M R R \tag{386}
\end{equation*}
$$


[^0]:    ${ }^{1}$ I use the word "supposedly" because, in my view, the official rewards for textbook authoring fall far short of what is appropriate and what is achievable through an equivalent research effort, despite all the administrative lip service to the contrary. These arguments, though, are more appropriately left to a different soapbox.

